[mirror_ubuntu-artful-kernel.git] / arch / powerpc / platforms / fsl_uli1575.c

/*
 * ULI M1575 setup code - specific to Freescale boards
 *
 * Copyright 2007 Freescale Semiconductor Inc.
 *
 * This program is free software; you can redistribute  it and/or modify it
 * under  the terms of  the GNU General  Public License as published by the
 * Free Software Foundation;  either version 2 of the  License, or (at your
 * option) any later version.
 */

#include <linux/stddef.h>
#include <linux/kernel.h>
#include <linux/pci.h>
#include <linux/interrupt.h>
#include <linux/mc146818rtc.h>

#include <asm/pci-bridge.h>

#define ULI_PIRQA	0x08
#define ULI_PIRQB	0x09
#define ULI_PIRQC	0x0a
#define ULI_PIRQD	0x0b
#define ULI_PIRQE	0x0c
#define ULI_PIRQF	0x0d
#define ULI_PIRQG	0x0e

#define ULI_8259_NONE	0x00
#define ULI_8259_IRQ1	0x08
#define ULI_8259_IRQ3	0x02
#define ULI_8259_IRQ4	0x04
#define ULI_8259_IRQ5	0x05
#define ULI_8259_IRQ6	0x07
#define ULI_8259_IRQ7	0x06
#define ULI_8259_IRQ9	0x01
#define ULI_8259_IRQ10	0x03
#define ULI_8259_IRQ11	0x09
#define ULI_8259_IRQ12	0x0b
#define ULI_8259_IRQ14	0x0d
#define ULI_8259_IRQ15	0x0f

u8 uli_pirq_to_irq[8] = {
	ULI_8259_IRQ9,		/* PIRQA */
	ULI_8259_IRQ10,		/* PIRQB */
	ULI_8259_IRQ11,		/* PIRQC */
	ULI_8259_IRQ12,		/* PIRQD */
	ULI_8259_IRQ5,		/* PIRQE */
	ULI_8259_IRQ6,		/* PIRQF */
	ULI_8259_IRQ7,		/* PIRQG */
	ULI_8259_NONE,		/* PIRQH */
};

static inline bool is_quirk_valid(void)
{
	return (machine_is(mpc86xx_hpcn) ||
		machine_is(mpc8544_ds) ||
		machine_is(p2020_ds) ||
		machine_is(mpc8572_ds));
}

/* Bridge */
static void early_uli5249(struct pci_dev *dev)
{
	unsigned char temp;

	if (!is_quirk_valid())
		return;

	pci_write_config_word(dev, PCI_COMMAND, PCI_COMMAND_IO |
		 PCI_COMMAND_MEMORY | PCI_COMMAND_MASTER);

	/* read/write lock */
	pci_read_config_byte(dev, 0x7c, &temp);
	pci_write_config_byte(dev, 0x7c, 0x80);

	/* set as P2P bridge */
	pci_write_config_byte(dev, PCI_CLASS_PROG, 0x01);
	dev->class |= 0x1;

	/* restore lock */
	pci_write_config_byte(dev, 0x7c, temp);
}


static void quirk_uli1575(struct pci_dev *dev)
{
	int i;

	if (!is_quirk_valid())
		return;

	/*
	 * ULI1575 interrupts route setup
	 */

	/* ULI1575 IRQ mapping conf register maps PIRQx to IRQn */
	for (i = 0; i < 4; i++) {
		u8 val = uli_pirq_to_irq[i*2] | (uli_pirq_to_irq[i*2+1] << 4);
		pci_write_config_byte(dev, 0x48 + i, val);
	}

	/* USB 1.1 OHCI controller 1: dev 28, func 0 - IRQ12 */
	pci_write_config_byte(dev, 0x86, ULI_PIRQD);

	/* USB 1.1 OHCI controller 2: dev 28, func 1 - IRQ9 */
	pci_write_config_byte(dev, 0x87, ULI_PIRQA);

	/* USB 1.1 OHCI controller 3: dev 28, func 2 - IRQ10 */
	pci_write_config_byte(dev, 0x88, ULI_PIRQB);

	/* Lan controller: dev 27, func 0 - IRQ6 */
	pci_write_config_byte(dev, 0x89, ULI_PIRQF);

	/* AC97 Audio controller: dev 29, func 0 - IRQ6 */
	pci_write_config_byte(dev, 0x8a, ULI_PIRQF);

	/* Modem controller: dev 29, func 1 - IRQ6 */
	pci_write_config_byte(dev, 0x8b, ULI_PIRQF);

	/* HD Audio controller: dev 29, func 2 - IRQ6 */
	pci_write_config_byte(dev, 0x8c, ULI_PIRQF);

	/* SATA controller: dev 31, func 1 - IRQ5 */
	pci_write_config_byte(dev, 0x8d, ULI_PIRQE);

	/* SMB interrupt: dev 30, func 1 - IRQ7 */
	pci_write_config_byte(dev, 0x8e, ULI_PIRQG);

	/* PMU ACPI SCI interrupt: dev 30, func 2 - IRQ7 */
	pci_write_config_byte(dev, 0x8f, ULI_PIRQG);

	/* USB 2.0 controller: dev 28, func 3 */
	pci_write_config_byte(dev, 0x74, ULI_8259_IRQ11);

	/* Primary PATA IDE IRQ: 14
	 * Secondary PATA IDE IRQ: 15
	 */
	pci_write_config_byte(dev, 0x44, 0x30 | ULI_8259_IRQ14);
	pci_write_config_byte(dev, 0x75, ULI_8259_IRQ15);
}

static void quirk_final_uli1575(struct pci_dev *dev)
{
	/* Set i8259 interrupt trigger
	 * IRQ 3:  Level
	 * IRQ 4:  Level
	 * IRQ 5:  Level
	 * IRQ 6:  Level
	 * IRQ 7:  Level
	 * IRQ 9:  Level
	 * IRQ 10: Level
	 * IRQ 11: Level
	 * IRQ 12: Level
	 * IRQ 14: Edge
	 * IRQ 15: Edge
	 */
	if (!is_quirk_valid())
		return;

	outb(0xfa, 0x4d0);
	outb(0x1e, 0x4d1);

	/* setup RTC */
	CMOS_WRITE(RTC_SET, RTC_CONTROL);
	CMOS_WRITE(RTC_24H, RTC_CONTROL);

	/* ensure month, date, and week alarm fields are ignored */
	CMOS_WRITE(0, RTC_VALID);

	outb_p(0x7c, 0x72);
	outb_p(RTC_ALARM_DONT_CARE, 0x73);

	outb_p(0x7d, 0x72);
	outb_p(RTC_ALARM_DONT_CARE, 0x73);
}

/* SATA */
static void quirk_uli5288(struct pci_dev *dev)
{
	unsigned char c;
	unsigned int d;

	if (!is_quirk_valid())
		return;

	/* read/write lock */
	pci_read_config_byte(dev, 0x83, &c);
	pci_write_config_byte(dev, 0x83, c|0x80);

	pci_read_config_dword(dev, PCI_CLASS_REVISION, &d);
	d = (d & 0xff) | (PCI_CLASS_STORAGE_SATA_AHCI << 8);
	pci_write_config_dword(dev, PCI_CLASS_REVISION, d);

	/* restore lock */
	pci_write_config_byte(dev, 0x83, c);

	/* disable emulated PATA mode enabled */
	pci_read_config_byte(dev, 0x84, &c);
	pci_write_config_byte(dev, 0x84, c & ~0x01);
}

/* PATA */
static void quirk_uli5229(struct pci_dev *dev)
{
	unsigned short temp;

	if (!is_quirk_valid())
		return;

	pci_write_config_word(dev, PCI_COMMAND, PCI_COMMAND_INTX_DISABLE |
		PCI_COMMAND_MASTER | PCI_COMMAND_IO);

	/* Enable Native IRQ 14/15 */
	pci_read_config_word(dev, 0x4a, &temp);
	pci_write_config_word(dev, 0x4a, temp | 0x1000);
}

/* We have to do a dummy read on the P2P for the RTC to work, WTF */
static void quirk_final_uli5249(struct pci_dev *dev)
{
	int i;
	u8 *dummy;
	struct pci_bus *bus = dev->bus;
	struct resource *res;
	resource_size_t end = 0;

	for (i = PCI_BRIDGE_RESOURCES; i < PCI_BRIDGE_RESOURCES+3; i++) {
		unsigned long flags = pci_resource_flags(dev, i);
		if ((flags & (IORESOURCE_MEM|IORESOURCE_PREFETCH)) == IORESOURCE_MEM)
			end = pci_resource_end(dev, i);
	}

	pci_bus_for_each_resource(bus, res, i) {
		if (res && res->flags & IORESOURCE_MEM) {
			if (res->end == end)
				dummy = ioremap(res->start, 0x4);
			else
				dummy = ioremap(res->end - 3, 0x4);
			if (dummy) {
				in_8(dummy);
				iounmap(dummy);
			}
			break;
		}
	}
}

DECLARE_PCI_FIXUP_EARLY(PCI_VENDOR_ID_AL, 0x5249, early_uli5249);
DECLARE_PCI_FIXUP_HEADER(PCI_VENDOR_ID_AL, 0x1575, quirk_uli1575);
DECLARE_PCI_FIXUP_HEADER(PCI_VENDOR_ID_AL, 0x5288, quirk_uli5288);
DECLARE_PCI_FIXUP_HEADER(PCI_VENDOR_ID_AL, 0x5229, quirk_uli5229);
DECLARE_PCI_FIXUP_FINAL(PCI_VENDOR_ID_AL, 0x5249, quirk_final_uli5249);
DECLARE_PCI_FIXUP_FINAL(PCI_VENDOR_ID_AL, 0x1575, quirk_final_uli1575);
DECLARE_PCI_FIXUP_RESUME(PCI_VENDOR_ID_AL, 0x5229, quirk_uli5229);

static void hpcd_quirk_uli1575(struct pci_dev *dev)
{
	u32 temp32;

	if (!machine_is(mpc86xx_hpcd))
		return;

	/* Disable INTx */
	pci_read_config_dword(dev, 0x48, &temp32);
	pci_write_config_dword(dev, 0x48, (temp32 | 1<<26));

	/* Enable sideband interrupt */
	pci_read_config_dword(dev, 0x90, &temp32);
	pci_write_config_dword(dev, 0x90, (temp32 | 1<<22));
}

static void hpcd_quirk_uli5288(struct pci_dev *dev)
{
	unsigned char c;

	if (!machine_is(mpc86xx_hpcd))
		return;

	pci_read_config_byte(dev, 0x83, &c);
	c |= 0x80;
	pci_write_config_byte(dev, 0x83, c);

	pci_write_config_byte(dev, PCI_CLASS_PROG, 0x01);
	pci_write_config_byte(dev, PCI_CLASS_DEVICE, 0x06);

	pci_read_config_byte(dev, 0x83, &c);
	c &= 0x7f;
	pci_write_config_byte(dev, 0x83, c);
}

/*
 * Since 8259PIC was disabled on the board, the IDE device can not
 * use the legacy IRQ, we need to let the IDE device work under
 * native mode and use the interrupt line like other PCI devices.
 * IRQ14 is a sideband interrupt from IDE device to CPU and we use this
 * as the interrupt for IDE device.
 */
static void hpcd_quirk_uli5229(struct pci_dev *dev)
{
	unsigned char c;

	if (!machine_is(mpc86xx_hpcd))
		return;

	pci_read_config_byte(dev, 0x4b, &c);
	c |= 0x10;
	pci_write_config_byte(dev, 0x4b, c);
}

/*
 * SATA interrupt pin bug fix
 * There's a chip bug for 5288, The interrupt pin should be 2,
 * not the read only value 1, So it use INTB#, not INTA# which
 * actually used by the IDE device 5229.
 * As of this bug, during the PCI initialization, 5288 read the
 * irq of IDE device from the device tree, this function fix this
 * bug by re-assigning a correct irq to 5288.
 *
 */
static void hpcd_final_uli5288(struct pci_dev *dev)
{
	struct pci_controller *hose = pci_bus_to_host(dev->bus);
	struct device_node *hosenode = hose ? hose->dn : NULL;
	struct of_phandle_args oirq;
	u32 laddr[3];

	if (!machine_is(mpc86xx_hpcd))
		return;

	if (!hosenode)
		return;

	oirq.np = hosenode;
	oirq.args[0] = 2;
	oirq.args_count = 1;
	laddr[0] = (hose->first_busno << 16) | (PCI_DEVFN(31, 0) << 8);
	laddr[1] = laddr[2] = 0;
	of_irq_parse_raw(laddr, &oirq);
	dev->irq = irq_create_of_mapping(&oirq);
}

DECLARE_PCI_FIXUP_HEADER(PCI_VENDOR_ID_AL, 0x1575, hpcd_quirk_uli1575);
DECLARE_PCI_FIXUP_HEADER(PCI_VENDOR_ID_AL, 0x5288, hpcd_quirk_uli5288);
DECLARE_PCI_FIXUP_HEADER(PCI_VENDOR_ID_AL, 0x5229, hpcd_quirk_uli5229);
DECLARE_PCI_FIXUP_FINAL(PCI_VENDOR_ID_AL, 0x5288, hpcd_final_uli5288);

int uli_exclude_device(struct pci_controller *hose,
			u_char bus, u_char devfn)
{
	if (bus == (hose->first_busno + 2)) {
		/* exclude Modem controller */
		if ((PCI_SLOT(devfn) == 29) && (PCI_FUNC(devfn) == 1))
			return PCIBIOS_DEVICE_NOT_FOUND;

		/* exclude HD Audio controller */
		if ((PCI_SLOT(devfn) == 29) && (PCI_FUNC(devfn) == 2))
			return PCIBIOS_DEVICE_NOT_FOUND;
	}

	return PCIBIOS_SUCCESSFUL;
}
Commit	Line	Data
b66510cb KG	1	/*
	2	* ULI M1575 setup code - specific to Freescale boards
	3	*
	4	* Copyright 2007 Freescale Semiconductor Inc.
	5	*
	6	* This program is free software; you can redistribute it and/or modify it
	7	* under the terms of the GNU General Public License as published by the
	8	* Free Software Foundation; either version 2 of the License, or (at your
	9	* option) any later version.
	10	*/
	11
	12	#include <linux/stddef.h>
	13	#include <linux/kernel.h>
	14	#include <linux/pci.h>
	15	#include <linux/interrupt.h>
	16	#include <linux/mc146818rtc.h>
	17
b66510cb KG	18	#include <asm/pci-bridge.h>
	19
	20	#define ULI_PIRQA 0x08
	21	#define ULI_PIRQB 0x09
	22	#define ULI_PIRQC 0x0a
	23	#define ULI_PIRQD 0x0b
	24	#define ULI_PIRQE 0x0c
	25	#define ULI_PIRQF 0x0d
	26	#define ULI_PIRQG 0x0e
	27
	28	#define ULI_8259_NONE 0x00
	29	#define ULI_8259_IRQ1 0x08
	30	#define ULI_8259_IRQ3 0x02
	31	#define ULI_8259_IRQ4 0x04
	32	#define ULI_8259_IRQ5 0x05
	33	#define ULI_8259_IRQ6 0x07
	34	#define ULI_8259_IRQ7 0x06
	35	#define ULI_8259_IRQ9 0x01
	36	#define ULI_8259_IRQ10 0x03
	37	#define ULI_8259_IRQ11 0x09
	38	#define ULI_8259_IRQ12 0x0b
	39	#define ULI_8259_IRQ14 0x0d
	40	#define ULI_8259_IRQ15 0x0f
	41
	42	u8 uli_pirq_to_irq[8] = {
	43	ULI_8259_IRQ9, /* PIRQA */
	44	ULI_8259_IRQ10, /* PIRQB */
	45	ULI_8259_IRQ11, /* PIRQC */
	46	ULI_8259_IRQ12, /* PIRQD */
	47	ULI_8259_IRQ5, /* PIRQE */
	48	ULI_8259_IRQ6, /* PIRQF */
	49	ULI_8259_IRQ7, /* PIRQG */
	50	ULI_8259_NONE, /* PIRQH */
	51	};
	52
9bf8b274 KG	53	static inline bool is_quirk_valid(void)
	54	{
	55	return (machine_is(mpc86xx_hpcn) \|\|
	56	machine_is(mpc8544_ds) \|\|
01af9507	57	machine_is(p2020_ds) \|\|
9bf8b274 KG	58	machine_is(mpc8572_ds));
	59	}
	60
b66510cb	61	/* Bridge */
cad5cef6	62	static void early_uli5249(struct pci_dev *dev)
b66510cb KG	63	{
	64	unsigned char temp;
	65
9bf8b274	66	if (!is_quirk_valid())
b66510cb KG	67	return;
	68
	69	pci_write_config_word(dev, PCI_COMMAND, PCI_COMMAND_IO \|
	70	PCI_COMMAND_MEMORY \| PCI_COMMAND_MASTER);
	71
	72	/* read/write lock */
	73	pci_read_config_byte(dev, 0x7c, &temp);
	74	pci_write_config_byte(dev, 0x7c, 0x80);
	75
	76	/* set as P2P bridge */
	77	pci_write_config_byte(dev, PCI_CLASS_PROG, 0x01);
	78	dev->class \|= 0x1;
	79
	80	/* restore lock */
	81	pci_write_config_byte(dev, 0x7c, temp);
	82	}
	83
	84
cad5cef6	85	static void quirk_uli1575(struct pci_dev *dev)
b66510cb KG	86	{
	87	int i;
	88
9bf8b274	89	if (!is_quirk_valid())
b66510cb KG	90	return;
	91
	92	/*
	93	* ULI1575 interrupts route setup
	94	*/
	95
	96	/* ULI1575 IRQ mapping conf register maps PIRQx to IRQn */
	97	for (i = 0; i < 4; i++) {
	98	u8 val = uli_pirq_to_irq[i2] \| (uli_pirq_to_irq[i2+1] << 4);
	99	pci_write_config_byte(dev, 0x48 + i, val);
	100	}
	101
	102	/* USB 1.1 OHCI controller 1: dev 28, func 0 - IRQ12 */
	103	pci_write_config_byte(dev, 0x86, ULI_PIRQD);
	104
	105	/* USB 1.1 OHCI controller 2: dev 28, func 1 - IRQ9 */
	106	pci_write_config_byte(dev, 0x87, ULI_PIRQA);
	107
	108	/* USB 1.1 OHCI controller 3: dev 28, func 2 - IRQ10 */
	109	pci_write_config_byte(dev, 0x88, ULI_PIRQB);
	110
	111	/* Lan controller: dev 27, func 0 - IRQ6 */
	112	pci_write_config_byte(dev, 0x89, ULI_PIRQF);
	113
	114	/* AC97 Audio controller: dev 29, func 0 - IRQ6 */
	115	pci_write_config_byte(dev, 0x8a, ULI_PIRQF);
	116
	117	/* Modem controller: dev 29, func 1 - IRQ6 */
	118	pci_write_config_byte(dev, 0x8b, ULI_PIRQF);
	119
	120	/* HD Audio controller: dev 29, func 2 - IRQ6 */
	121	pci_write_config_byte(dev, 0x8c, ULI_PIRQF);
	122
	123	/* SATA controller: dev 31, func 1 - IRQ5 */
	124	pci_write_config_byte(dev, 0x8d, ULI_PIRQE);
	125
	126	/* SMB interrupt: dev 30, func 1 - IRQ7 */
	127	pci_write_config_byte(dev, 0x8e, ULI_PIRQG);
	128
	129	/* PMU ACPI SCI interrupt: dev 30, func 2 - IRQ7 */
	130	pci_write_config_byte(dev, 0x8f, ULI_PIRQG);
	131
	132	/* USB 2.0 controller: dev 28, func 3 */
	133	pci_write_config_byte(dev, 0x74, ULI_8259_IRQ11);
	134
	135	/* Primary PATA IDE IRQ: 14
	136	* Secondary PATA IDE IRQ: 15
	137	*/
	138	pci_write_config_byte(dev, 0x44, 0x30 \| ULI_8259_IRQ14);
	139	pci_write_config_byte(dev, 0x75, ULI_8259_IRQ15);
	140	}
	141
cad5cef6	142	static void quirk_final_uli1575(struct pci_dev *dev)
b66510cb KG	143	{
	144	/* Set i8259 interrupt trigger
	145	* IRQ 3: Level
	146	* IRQ 4: Level
	147	* IRQ 5: Level
	148	* IRQ 6: Level
	149	* IRQ 7: Level
	150	* IRQ 9: Level
	151	* IRQ 10: Level
	152	* IRQ 11: Level
	153	* IRQ 12: Level
	154	* IRQ 14: Edge
	155	* IRQ 15: Edge
	156	*/
9bf8b274	157	if (!is_quirk_valid())
b66510cb KG	158	return;
	159
	160	outb(0xfa, 0x4d0);
	161	outb(0x1e, 0x4d1);
	162
	163	/* setup RTC */
	164	CMOS_WRITE(RTC_SET, RTC_CONTROL);
	165	CMOS_WRITE(RTC_24H, RTC_CONTROL);
	166
	167	/* ensure month, date, and week alarm fields are ignored */
	168	CMOS_WRITE(0, RTC_VALID);
	169
	170	outb_p(0x7c, 0x72);
	171	outb_p(RTC_ALARM_DONT_CARE, 0x73);
	172
	173	outb_p(0x7d, 0x72);
	174	outb_p(RTC_ALARM_DONT_CARE, 0x73);
	175	}
	176
	177	/* SATA */
cad5cef6	178	static void quirk_uli5288(struct pci_dev *dev)
b66510cb KG	179	{
	180	unsigned char c;
	181	unsigned int d;
	182
9bf8b274	183	if (!is_quirk_valid())
b66510cb KG	184	return;
	185
	186	/* read/write lock */
	187	pci_read_config_byte(dev, 0x83, &c);
	188	pci_write_config_byte(dev, 0x83, c\|0x80);
	189
	190	pci_read_config_dword(dev, PCI_CLASS_REVISION, &d);
	191	d = (d & 0xff) \| (PCI_CLASS_STORAGE_SATA_AHCI << 8);
	192	pci_write_config_dword(dev, PCI_CLASS_REVISION, d);
	193
	194	/* restore lock */
	195	pci_write_config_byte(dev, 0x83, c);
	196
	197	/* disable emulated PATA mode enabled */
	198	pci_read_config_byte(dev, 0x84, &c);
	199	pci_write_config_byte(dev, 0x84, c & ~0x01);
	200	}
	201
	202	/* PATA */
cad5cef6	203	static void quirk_uli5229(struct pci_dev *dev)
b66510cb KG	204	{
	205	unsigned short temp;
	206
9bf8b274	207	if (!is_quirk_valid())
b66510cb KG	208	return;
	209
	210	pci_write_config_word(dev, PCI_COMMAND, PCI_COMMAND_INTX_DISABLE \|
	211	PCI_COMMAND_MASTER \| PCI_COMMAND_IO);
	212
	213	/* Enable Native IRQ 14/15 */
	214	pci_read_config_word(dev, 0x4a, &temp);
	215	pci_write_config_word(dev, 0x4a, temp \| 0x1000);
	216	}
	217
	218	/* We have to do a dummy read on the P2P for the RTC to work, WTF */
cad5cef6	219	static void quirk_final_uli5249(struct pci_dev *dev)
b66510cb KG	220	{
	221	int i;
	222	u8 *dummy;
	223	struct pci_bus *bus = dev->bus;
89a74ecc	224	struct resource *res;
1fce2d01 KG	225	resource_size_t end = 0;
	226
	227	for (i = PCI_BRIDGE_RESOURCES; i < PCI_BRIDGE_RESOURCES+3; i++) {
	228	unsigned long flags = pci_resource_flags(dev, i);
	229	if ((flags & (IORESOURCE_MEM\|IORESOURCE_PREFETCH)) == IORESOURCE_MEM)
	230	end = pci_resource_end(dev, i);
	231	}
b66510cb	232
89a74ecc BH	233	pci_bus_for_each_resource(bus, res, i) {
	234	if (res && res->flags & IORESOURCE_MEM) {
	235	if (res->end == end)
	236	dummy = ioremap(res->start, 0x4);
1fce2d01	237	else
89a74ecc	238	dummy = ioremap(res->end - 3, 0x4);
b66510cb KG	239	if (dummy) {
	240	in_8(dummy);
	241	iounmap(dummy);
	242	}
	243	break;
	244	}
	245	}
	246	}
	247
	248	DECLARE_PCI_FIXUP_EARLY(PCI_VENDOR_ID_AL, 0x5249, early_uli5249);
	249	DECLARE_PCI_FIXUP_HEADER(PCI_VENDOR_ID_AL, 0x1575, quirk_uli1575);
	250	DECLARE_PCI_FIXUP_HEADER(PCI_VENDOR_ID_AL, 0x5288, quirk_uli5288);
	251	DECLARE_PCI_FIXUP_HEADER(PCI_VENDOR_ID_AL, 0x5229, quirk_uli5229);
	252	DECLARE_PCI_FIXUP_FINAL(PCI_VENDOR_ID_AL, 0x5249, quirk_final_uli5249);
	253	DECLARE_PCI_FIXUP_FINAL(PCI_VENDOR_ID_AL, 0x1575, quirk_final_uli1575);
1433fa7d	254	DECLARE_PCI_FIXUP_RESUME(PCI_VENDOR_ID_AL, 0x5229, quirk_uli5229);
b66510cb	255
cad5cef6	256	static void hpcd_quirk_uli1575(struct pci_dev *dev)
52ddd1cd AV	257	{
	258	u32 temp32;
	259
	260	if (!machine_is(mpc86xx_hpcd))
	261	return;
	262
	263	/* Disable INTx */
	264	pci_read_config_dword(dev, 0x48, &temp32);
	265	pci_write_config_dword(dev, 0x48, (temp32 \| 1<<26));
	266
	267	/* Enable sideband interrupt */
	268	pci_read_config_dword(dev, 0x90, &temp32);
	269	pci_write_config_dword(dev, 0x90, (temp32 \| 1<<22));
	270	}
	271
cad5cef6	272	static void hpcd_quirk_uli5288(struct pci_dev *dev)
52ddd1cd AV	273	{
52ddd1cd AV	274	unsigned char c;
52ddd1cd AV	275
	276	if (!machine_is(mpc86xx_hpcd))
	277	return;
	278
52ddd1cd AV	279	pci_read_config_byte(dev, 0x83, &c);
	280	c \|= 0x80;
	281	pci_write_config_byte(dev, 0x83, c);
	282
	283	pci_write_config_byte(dev, PCI_CLASS_PROG, 0x01);
	284	pci_write_config_byte(dev, PCI_CLASS_DEVICE, 0x06);
	285
	286	pci_read_config_byte(dev, 0x83, &c);
	287	c &= 0x7f;
	288	pci_write_config_byte(dev, 0x83, c);
	289	}
	290
	291	/*
	292	* Since 8259PIC was disabled on the board, the IDE device can not
	293	* use the legacy IRQ, we need to let the IDE device work under
	294	* native mode and use the interrupt line like other PCI devices.
	295	* IRQ14 is a sideband interrupt from IDE device to CPU and we use this
	296	* as the interrupt for IDE device.
	297	*/
cad5cef6	298	static void hpcd_quirk_uli5229(struct pci_dev *dev)
52ddd1cd AV	299	{
	300	unsigned char c;
	301
	302	if (!machine_is(mpc86xx_hpcd))
	303	return;
	304
	305	pci_read_config_byte(dev, 0x4b, &c);
	306	c \|= 0x10;
	307	pci_write_config_byte(dev, 0x4b, c);
	308	}
	309
	310	/*
	311	* SATA interrupt pin bug fix
	312	* There's a chip bug for 5288, The interrupt pin should be 2,
	313	* not the read only value 1, So it use INTB#, not INTA# which
	314	* actually used by the IDE device 5229.
	315	* As of this bug, during the PCI initialization, 5288 read the
	316	* irq of IDE device from the device tree, this function fix this
	317	* bug by re-assigning a correct irq to 5288.
	318	*
	319	*/
cad5cef6	320	static void hpcd_final_uli5288(struct pci_dev *dev)
52ddd1cd AV	321	{
	322	struct pci_controller *hose = pci_bus_to_host(dev->bus);
	323	struct device_node *hosenode = hose ? hose->dn : NULL;
530210c7	324	struct of_phandle_args oirq;
52ddd1cd AV	325	u32 laddr[3];
	326
	327	if (!machine_is(mpc86xx_hpcd))
	328	return;
	329
	330	if (!hosenode)
	331	return;
	332
23616132 GL	333	oirq.np = hosenode;
	334	oirq.args[0] = 2;
	335	oirq.args_count = 1;
52ddd1cd AV	336	laddr[0] = (hose->first_busno << 16) \| (PCI_DEVFN(31, 0) << 8);
52ddd1cd AV	337	laddr[1] = laddr[2] = 0;
23616132	338	of_irq_parse_raw(laddr, &oirq);
e6d30ab1	339	dev->irq = irq_create_of_mapping(&oirq);
52ddd1cd AV	340	}
	341
	342	DECLARE_PCI_FIXUP_HEADER(PCI_VENDOR_ID_AL, 0x1575, hpcd_quirk_uli1575);
	343	DECLARE_PCI_FIXUP_HEADER(PCI_VENDOR_ID_AL, 0x5288, hpcd_quirk_uli5288);
	344	DECLARE_PCI_FIXUP_HEADER(PCI_VENDOR_ID_AL, 0x5229, hpcd_quirk_uli5229);
	345	DECLARE_PCI_FIXUP_FINAL(PCI_VENDOR_ID_AL, 0x5288, hpcd_final_uli5288);
	346
b66510cb KG	347	int uli_exclude_device(struct pci_controller *hose,
	348	u_char bus, u_char devfn)
	349	{
	350	if (bus == (hose->first_busno + 2)) {
	351	/* exclude Modem controller */
	352	if ((PCI_SLOT(devfn) == 29) && (PCI_FUNC(devfn) == 1))
	353	return PCIBIOS_DEVICE_NOT_FOUND;
	354
	355	/* exclude HD Audio controller */
	356	if ((PCI_SLOT(devfn) == 29) && (PCI_FUNC(devfn) == 2))
	357	return PCIBIOS_DEVICE_NOT_FOUND;
	358	}
	359
	360	return PCIBIOS_SUCCESSFUL;
	361	}