]>
Commit | Line | Data |
---|---|---|
14cf11af PM |
1 | /* |
2 | * Support for the interrupt controllers found on Power Macintosh, | |
3 | * currently Apple's "Grand Central" interrupt controller in all | |
4 | * it's incarnations. OpenPIC support used on newer machines is | |
5 | * in a separate file | |
6 | * | |
7 | * Copyright (C) 1997 Paul Mackerras (paulus@samba.org) | |
cc5d0189 BH |
8 | * Copyright (C) 2005 Benjamin Herrenschmidt (benh@kernel.crashing.org) |
9 | * IBM, Corp. | |
14cf11af PM |
10 | * |
11 | * This program is free software; you can redistribute it and/or | |
12 | * modify it under the terms of the GNU General Public License | |
13 | * as published by the Free Software Foundation; either version | |
14 | * 2 of the License, or (at your option) any later version. | |
15 | * | |
16 | */ | |
17 | ||
14cf11af PM |
18 | #include <linux/stddef.h> |
19 | #include <linux/init.h> | |
20 | #include <linux/sched.h> | |
21 | #include <linux/signal.h> | |
22 | #include <linux/pci.h> | |
23 | #include <linux/interrupt.h> | |
f5a592f7 | 24 | #include <linux/syscore_ops.h> |
14cf11af PM |
25 | #include <linux/adb.h> |
26 | #include <linux/pmu.h> | |
27 | ||
28 | #include <asm/sections.h> | |
29 | #include <asm/io.h> | |
30 | #include <asm/smp.h> | |
31 | #include <asm/prom.h> | |
32 | #include <asm/pci-bridge.h> | |
33 | #include <asm/time.h> | |
14cf11af PM |
34 | #include <asm/pmac_feature.h> |
35 | #include <asm/mpic.h> | |
af3b74df | 36 | #include <asm/xmon.h> |
14cf11af | 37 | |
3c3f42d6 | 38 | #include "pmac.h" |
14cf11af | 39 | |
3c3f42d6 | 40 | #ifdef CONFIG_PPC32 |
14cf11af PM |
41 | struct pmac_irq_hw { |
42 | unsigned int event; | |
43 | unsigned int enable; | |
44 | unsigned int ack; | |
45 | unsigned int level; | |
46 | }; | |
47 | ||
b83da291 GL |
48 | /* Workaround flags for 32bit powermac machines */ |
49 | unsigned int of_irq_workarounds; | |
50 | struct device_node *of_irq_dflt_pic; | |
51 | ||
14cf11af | 52 | /* Default addresses */ |
cc5d0189 | 53 | static volatile struct pmac_irq_hw __iomem *pmac_irq_hw[4]; |
14cf11af | 54 | |
14cf11af PM |
55 | static int max_irqs; |
56 | static int max_real_irqs; | |
14cf11af | 57 | |
d0eab3eb | 58 | static DEFINE_RAW_SPINLOCK(pmac_pic_lock); |
14cf11af | 59 | |
756e7104 SR |
60 | #define NR_MASK_WORDS ((NR_IRQS + 31) / 32) |
61 | static unsigned long ppc_lost_interrupts[NR_MASK_WORDS]; | |
b9e5b4e6 BH |
62 | static unsigned long ppc_cached_irq_mask[NR_MASK_WORDS]; |
63 | static int pmac_irq_cascade = -1; | |
bae1d8f1 | 64 | static struct irq_domain *pmac_pic_host; |
756e7104 | 65 | |
b9e5b4e6 | 66 | static void __pmac_retrigger(unsigned int irq_nr) |
14cf11af | 67 | { |
b9e5b4e6 BH |
68 | if (irq_nr >= max_real_irqs && pmac_irq_cascade > 0) { |
69 | __set_bit(irq_nr, ppc_lost_interrupts); | |
70 | irq_nr = pmac_irq_cascade; | |
71 | mb(); | |
72 | } | |
73 | if (!__test_and_set_bit(irq_nr, ppc_lost_interrupts)) { | |
14cf11af | 74 | atomic_inc(&ppc_n_lost_interrupts); |
b9e5b4e6 | 75 | set_dec(1); |
14cf11af PM |
76 | } |
77 | } | |
78 | ||
d8c94aca | 79 | static void pmac_mask_and_ack_irq(struct irq_data *d) |
14cf11af | 80 | { |
476eb491 | 81 | unsigned int src = irqd_to_hwirq(d); |
ca72945d BH |
82 | unsigned long bit = 1UL << (src & 0x1f); |
83 | int i = src >> 5; | |
14cf11af PM |
84 | unsigned long flags; |
85 | ||
d0eab3eb | 86 | raw_spin_lock_irqsave(&pmac_pic_lock, flags); |
0ebfff14 BH |
87 | __clear_bit(src, ppc_cached_irq_mask); |
88 | if (__test_and_clear_bit(src, ppc_lost_interrupts)) | |
b9e5b4e6 | 89 | atomic_dec(&ppc_n_lost_interrupts); |
14cf11af PM |
90 | out_le32(&pmac_irq_hw[i]->enable, ppc_cached_irq_mask[i]); |
91 | out_le32(&pmac_irq_hw[i]->ack, bit); | |
92 | do { | |
93 | /* make sure ack gets to controller before we enable | |
94 | interrupts */ | |
95 | mb(); | |
96 | } while((in_le32(&pmac_irq_hw[i]->enable) & bit) | |
97 | != (ppc_cached_irq_mask[i] & bit)); | |
d0eab3eb | 98 | raw_spin_unlock_irqrestore(&pmac_pic_lock, flags); |
14cf11af PM |
99 | } |
100 | ||
d8c94aca | 101 | static void pmac_ack_irq(struct irq_data *d) |
14cf11af | 102 | { |
476eb491 | 103 | unsigned int src = irqd_to_hwirq(d); |
0ebfff14 BH |
104 | unsigned long bit = 1UL << (src & 0x1f); |
105 | int i = src >> 5; | |
14cf11af PM |
106 | unsigned long flags; |
107 | ||
d0eab3eb | 108 | raw_spin_lock_irqsave(&pmac_pic_lock, flags); |
0ebfff14 | 109 | if (__test_and_clear_bit(src, ppc_lost_interrupts)) |
b9e5b4e6 BH |
110 | atomic_dec(&ppc_n_lost_interrupts); |
111 | out_le32(&pmac_irq_hw[i]->ack, bit); | |
112 | (void)in_le32(&pmac_irq_hw[i]->ack); | |
d0eab3eb | 113 | raw_spin_unlock_irqrestore(&pmac_pic_lock, flags); |
b9e5b4e6 BH |
114 | } |
115 | ||
116 | static void __pmac_set_irq_mask(unsigned int irq_nr, int nokicklost) | |
117 | { | |
118 | unsigned long bit = 1UL << (irq_nr & 0x1f); | |
119 | int i = irq_nr >> 5; | |
120 | ||
121 | if ((unsigned)irq_nr >= max_irqs) | |
122 | return; | |
123 | ||
14cf11af PM |
124 | /* enable unmasked interrupts */ |
125 | out_le32(&pmac_irq_hw[i]->enable, ppc_cached_irq_mask[i]); | |
126 | ||
127 | do { | |
128 | /* make sure mask gets to controller before we | |
129 | return to user */ | |
130 | mb(); | |
131 | } while((in_le32(&pmac_irq_hw[i]->enable) & bit) | |
132 | != (ppc_cached_irq_mask[i] & bit)); | |
133 | ||
134 | /* | |
135 | * Unfortunately, setting the bit in the enable register | |
136 | * when the device interrupt is already on *doesn't* set | |
137 | * the bit in the flag register or request another interrupt. | |
138 | */ | |
139 | if (bit & ppc_cached_irq_mask[i] & in_le32(&pmac_irq_hw[i]->level)) | |
b9e5b4e6 | 140 | __pmac_retrigger(irq_nr); |
14cf11af PM |
141 | } |
142 | ||
143 | /* When an irq gets requested for the first client, if it's an | |
144 | * edge interrupt, we clear any previous one on the controller | |
145 | */ | |
d8c94aca | 146 | static unsigned int pmac_startup_irq(struct irq_data *d) |
14cf11af | 147 | { |
b9e5b4e6 | 148 | unsigned long flags; |
476eb491 | 149 | unsigned int src = irqd_to_hwirq(d); |
0ebfff14 BH |
150 | unsigned long bit = 1UL << (src & 0x1f); |
151 | int i = src >> 5; | |
14cf11af | 152 | |
d0eab3eb | 153 | raw_spin_lock_irqsave(&pmac_pic_lock, flags); |
8c99f561 | 154 | if (!irqd_is_level_type(d)) |
14cf11af | 155 | out_le32(&pmac_irq_hw[i]->ack, bit); |
0ebfff14 BH |
156 | __set_bit(src, ppc_cached_irq_mask); |
157 | __pmac_set_irq_mask(src, 0); | |
d0eab3eb | 158 | raw_spin_unlock_irqrestore(&pmac_pic_lock, flags); |
14cf11af PM |
159 | |
160 | return 0; | |
161 | } | |
162 | ||
d8c94aca | 163 | static void pmac_mask_irq(struct irq_data *d) |
14cf11af | 164 | { |
b9e5b4e6 | 165 | unsigned long flags; |
476eb491 | 166 | unsigned int src = irqd_to_hwirq(d); |
b9e5b4e6 | 167 | |
d0eab3eb | 168 | raw_spin_lock_irqsave(&pmac_pic_lock, flags); |
0ebfff14 | 169 | __clear_bit(src, ppc_cached_irq_mask); |
ca72945d | 170 | __pmac_set_irq_mask(src, 1); |
d0eab3eb | 171 | raw_spin_unlock_irqrestore(&pmac_pic_lock, flags); |
14cf11af PM |
172 | } |
173 | ||
d8c94aca | 174 | static void pmac_unmask_irq(struct irq_data *d) |
14cf11af | 175 | { |
b9e5b4e6 | 176 | unsigned long flags; |
476eb491 | 177 | unsigned int src = irqd_to_hwirq(d); |
b9e5b4e6 | 178 | |
d0eab3eb | 179 | raw_spin_lock_irqsave(&pmac_pic_lock, flags); |
0ebfff14 BH |
180 | __set_bit(src, ppc_cached_irq_mask); |
181 | __pmac_set_irq_mask(src, 0); | |
d0eab3eb | 182 | raw_spin_unlock_irqrestore(&pmac_pic_lock, flags); |
14cf11af PM |
183 | } |
184 | ||
d8c94aca | 185 | static int pmac_retrigger(struct irq_data *d) |
14cf11af | 186 | { |
b9e5b4e6 | 187 | unsigned long flags; |
14cf11af | 188 | |
d0eab3eb | 189 | raw_spin_lock_irqsave(&pmac_pic_lock, flags); |
476eb491 | 190 | __pmac_retrigger(irqd_to_hwirq(d)); |
d0eab3eb | 191 | raw_spin_unlock_irqrestore(&pmac_pic_lock, flags); |
b9e5b4e6 BH |
192 | return 1; |
193 | } | |
14cf11af | 194 | |
b9e5b4e6 | 195 | static struct irq_chip pmac_pic = { |
fc380c0c | 196 | .name = "PMAC-PIC", |
d8c94aca LB |
197 | .irq_startup = pmac_startup_irq, |
198 | .irq_mask = pmac_mask_irq, | |
199 | .irq_ack = pmac_ack_irq, | |
200 | .irq_mask_ack = pmac_mask_and_ack_irq, | |
201 | .irq_unmask = pmac_unmask_irq, | |
202 | .irq_retrigger = pmac_retrigger, | |
14cf11af PM |
203 | }; |
204 | ||
35a84c2f | 205 | static irqreturn_t gatwick_action(int cpl, void *dev_id) |
14cf11af | 206 | { |
b9e5b4e6 | 207 | unsigned long flags; |
14cf11af | 208 | int irq, bits; |
b9e5b4e6 | 209 | int rc = IRQ_NONE; |
14cf11af | 210 | |
d0eab3eb | 211 | raw_spin_lock_irqsave(&pmac_pic_lock, flags); |
14cf11af PM |
212 | for (irq = max_irqs; (irq -= 32) >= max_real_irqs; ) { |
213 | int i = irq >> 5; | |
214 | bits = in_le32(&pmac_irq_hw[i]->event) | ppc_lost_interrupts[i]; | |
8e609d5e | 215 | bits |= in_le32(&pmac_irq_hw[i]->level); |
14cf11af PM |
216 | bits &= ppc_cached_irq_mask[i]; |
217 | if (bits == 0) | |
218 | continue; | |
219 | irq += __ilog2(bits); | |
d0eab3eb | 220 | raw_spin_unlock_irqrestore(&pmac_pic_lock, flags); |
f11f76d4 | 221 | generic_handle_irq(irq); |
d0eab3eb | 222 | raw_spin_lock_irqsave(&pmac_pic_lock, flags); |
b9e5b4e6 | 223 | rc = IRQ_HANDLED; |
14cf11af | 224 | } |
d0eab3eb | 225 | raw_spin_unlock_irqrestore(&pmac_pic_lock, flags); |
b9e5b4e6 | 226 | return rc; |
14cf11af PM |
227 | } |
228 | ||
35a84c2f | 229 | static unsigned int pmac_pic_get_irq(void) |
14cf11af PM |
230 | { |
231 | int irq; | |
232 | unsigned long bits = 0; | |
b9e5b4e6 | 233 | unsigned long flags; |
14cf11af | 234 | |
1ece355b | 235 | #ifdef CONFIG_PPC_PMAC32_PSURGE |
23f73a5f MM |
236 | /* IPI's are a hack on the powersurge -- Cort */ |
237 | if (smp_processor_id() != 0) { | |
238 | return psurge_secondary_virq; | |
14cf11af | 239 | } |
1ece355b | 240 | #endif /* CONFIG_PPC_PMAC32_PSURGE */ |
d0eab3eb | 241 | raw_spin_lock_irqsave(&pmac_pic_lock, flags); |
14cf11af PM |
242 | for (irq = max_real_irqs; (irq -= 32) >= 0; ) { |
243 | int i = irq >> 5; | |
244 | bits = in_le32(&pmac_irq_hw[i]->event) | ppc_lost_interrupts[i]; | |
8e609d5e | 245 | bits |= in_le32(&pmac_irq_hw[i]->level); |
14cf11af PM |
246 | bits &= ppc_cached_irq_mask[i]; |
247 | if (bits == 0) | |
248 | continue; | |
249 | irq += __ilog2(bits); | |
250 | break; | |
251 | } | |
d0eab3eb | 252 | raw_spin_unlock_irqrestore(&pmac_pic_lock, flags); |
0ebfff14 BH |
253 | if (unlikely(irq < 0)) |
254 | return NO_IRQ; | |
255 | return irq_linear_revmap(pmac_pic_host, irq); | |
14cf11af PM |
256 | } |
257 | ||
14cf11af PM |
258 | #ifdef CONFIG_XMON |
259 | static struct irqaction xmon_action = { | |
260 | .handler = xmon_irq, | |
261 | .flags = 0, | |
14cf11af PM |
262 | .name = "NMI - XMON" |
263 | }; | |
264 | #endif | |
265 | ||
266 | static struct irqaction gatwick_cascade_action = { | |
267 | .handler = gatwick_action, | |
14cf11af PM |
268 | .name = "cascade", |
269 | }; | |
3c3f42d6 | 270 | |
bae1d8f1 | 271 | static int pmac_pic_host_match(struct irq_domain *h, struct device_node *node) |
0ebfff14 BH |
272 | { |
273 | /* We match all, we don't always have a node anyway */ | |
274 | return 1; | |
275 | } | |
276 | ||
bae1d8f1 | 277 | static int pmac_pic_host_map(struct irq_domain *h, unsigned int virq, |
6e99e458 | 278 | irq_hw_number_t hw) |
0ebfff14 | 279 | { |
0ebfff14 BH |
280 | if (hw >= max_irqs) |
281 | return -EINVAL; | |
282 | ||
283 | /* Mark level interrupts, set delayed disable for edge ones and set | |
284 | * handlers | |
285 | */ | |
8e609d5e BH |
286 | irq_set_status_flags(virq, IRQ_LEVEL); |
287 | irq_set_chip_and_handler(virq, &pmac_pic, handle_level_irq); | |
0ebfff14 BH |
288 | return 0; |
289 | } | |
290 | ||
bae1d8f1 | 291 | static int pmac_pic_host_xlate(struct irq_domain *h, struct device_node *ct, |
40d50cf7 | 292 | const u32 *intspec, unsigned int intsize, |
0ebfff14 BH |
293 | irq_hw_number_t *out_hwirq, |
294 | unsigned int *out_flags) | |
295 | ||
296 | { | |
6e99e458 | 297 | *out_flags = IRQ_TYPE_NONE; |
0ebfff14 BH |
298 | *out_hwirq = *intspec; |
299 | return 0; | |
300 | } | |
301 | ||
bae1d8f1 | 302 | static struct irq_domain_ops pmac_pic_host_ops = { |
0ebfff14 BH |
303 | .match = pmac_pic_host_match, |
304 | .map = pmac_pic_host_map, | |
305 | .xlate = pmac_pic_host_xlate, | |
306 | }; | |
307 | ||
cc5d0189 | 308 | static void __init pmac_pic_probe_oldstyle(void) |
3c3f42d6 | 309 | { |
3c3f42d6 | 310 | int i; |
cc5d0189 BH |
311 | struct device_node *master = NULL; |
312 | struct device_node *slave = NULL; | |
313 | u8 __iomem *addr; | |
314 | struct resource r; | |
14cf11af | 315 | |
cc5d0189 | 316 | /* Set our get_irq function */ |
0ebfff14 | 317 | ppc_md.get_irq = pmac_pic_get_irq; |
14cf11af | 318 | |
cc5d0189 BH |
319 | /* |
320 | * Find the interrupt controller type & node | |
14cf11af | 321 | */ |
cc5d0189 BH |
322 | |
323 | if ((master = of_find_node_by_name(NULL, "gc")) != NULL) { | |
324 | max_irqs = max_real_irqs = 32; | |
cc5d0189 BH |
325 | } else if ((master = of_find_node_by_name(NULL, "ohare")) != NULL) { |
326 | max_irqs = max_real_irqs = 32; | |
14cf11af | 327 | /* We might have a second cascaded ohare */ |
cc5d0189 | 328 | slave = of_find_node_by_name(NULL, "pci106b,7"); |
8e609d5e | 329 | if (slave) |
cc5d0189 | 330 | max_irqs = 64; |
cc5d0189 BH |
331 | } else if ((master = of_find_node_by_name(NULL, "mac-io")) != NULL) { |
332 | max_irqs = max_real_irqs = 64; | |
cc5d0189 | 333 | |
14cf11af | 334 | /* We might have a second cascaded heathrow */ |
cc5d0189 BH |
335 | slave = of_find_node_by_name(master, "mac-io"); |
336 | ||
337 | /* Check ordering of master & slave */ | |
55b61fec | 338 | if (of_device_is_compatible(master, "gatwick")) { |
cc5d0189 BH |
339 | struct device_node *tmp; |
340 | BUG_ON(slave == NULL); | |
341 | tmp = master; | |
342 | master = slave; | |
343 | slave = tmp; | |
344 | } | |
14cf11af | 345 | |
cc5d0189 | 346 | /* We found a slave */ |
8e609d5e | 347 | if (slave) |
14cf11af | 348 | max_irqs = 128; |
14cf11af | 349 | } |
cc5d0189 BH |
350 | BUG_ON(master == NULL); |
351 | ||
0ebfff14 BH |
352 | /* |
353 | * Allocate an irq host | |
354 | */ | |
bae1d8f1 | 355 | pmac_pic_host = irq_alloc_host(master, IRQ_DOMAIN_MAP_LINEAR, max_irqs, |
0ebfff14 BH |
356 | &pmac_pic_host_ops, |
357 | max_irqs); | |
358 | BUG_ON(pmac_pic_host == NULL); | |
359 | irq_set_default_host(pmac_pic_host); | |
14cf11af | 360 | |
cc5d0189 BH |
361 | /* Get addresses of first controller if we have a node for it */ |
362 | BUG_ON(of_address_to_resource(master, 0, &r)); | |
363 | ||
364 | /* Map interrupts of primary controller */ | |
365 | addr = (u8 __iomem *) ioremap(r.start, 0x40); | |
366 | i = 0; | |
367 | pmac_irq_hw[i++] = (volatile struct pmac_irq_hw __iomem *) | |
368 | (addr + 0x20); | |
369 | if (max_real_irqs > 32) | |
370 | pmac_irq_hw[i++] = (volatile struct pmac_irq_hw __iomem *) | |
371 | (addr + 0x10); | |
372 | of_node_put(master); | |
373 | ||
374 | printk(KERN_INFO "irq: Found primary Apple PIC %s for %d irqs\n", | |
375 | master->full_name, max_real_irqs); | |
376 | ||
377 | /* Map interrupts of cascaded controller */ | |
378 | if (slave && !of_address_to_resource(slave, 0, &r)) { | |
379 | addr = (u8 __iomem *)ioremap(r.start, 0x40); | |
380 | pmac_irq_hw[i++] = (volatile struct pmac_irq_hw __iomem *) | |
381 | (addr + 0x20); | |
382 | if (max_irqs > 64) | |
383 | pmac_irq_hw[i++] = | |
384 | (volatile struct pmac_irq_hw __iomem *) | |
385 | (addr + 0x10); | |
0ebfff14 | 386 | pmac_irq_cascade = irq_of_parse_and_map(slave, 0); |
cc5d0189 BH |
387 | |
388 | printk(KERN_INFO "irq: Found slave Apple PIC %s for %d irqs" | |
389 | " cascade: %d\n", slave->full_name, | |
b9e5b4e6 | 390 | max_irqs - max_real_irqs, pmac_irq_cascade); |
14cf11af | 391 | } |
cc5d0189 | 392 | of_node_put(slave); |
14cf11af | 393 | |
b9e5b4e6 | 394 | /* Disable all interrupts in all controllers */ |
14cf11af PM |
395 | for (i = 0; i * 32 < max_irqs; ++i) |
396 | out_le32(&pmac_irq_hw[i]->enable, 0); | |
cc5d0189 | 397 | |
b9e5b4e6 | 398 | /* Hookup cascade irq */ |
0ebfff14 | 399 | if (slave && pmac_irq_cascade != NO_IRQ) |
b9e5b4e6 | 400 | setup_irq(pmac_irq_cascade, &gatwick_cascade_action); |
14cf11af | 401 | |
cc5d0189 | 402 | printk(KERN_INFO "irq: System has %d possible interrupts\n", max_irqs); |
14cf11af | 403 | #ifdef CONFIG_XMON |
6e99e458 | 404 | setup_irq(irq_create_mapping(NULL, 20), &xmon_action); |
cc5d0189 BH |
405 | #endif |
406 | } | |
b83da291 GL |
407 | |
408 | int of_irq_map_oldworld(struct device_node *device, int index, | |
409 | struct of_irq *out_irq) | |
410 | { | |
411 | const u32 *ints = NULL; | |
412 | int intlen; | |
413 | ||
414 | /* | |
415 | * Old machines just have a list of interrupt numbers | |
416 | * and no interrupt-controller nodes. We also have dodgy | |
417 | * cases where the APPL,interrupts property is completely | |
418 | * missing behind pci-pci bridges and we have to get it | |
419 | * from the parent (the bridge itself, as apple just wired | |
420 | * everything together on these) | |
421 | */ | |
422 | while (device) { | |
423 | ints = of_get_property(device, "AAPL,interrupts", &intlen); | |
424 | if (ints != NULL) | |
425 | break; | |
426 | device = device->parent; | |
427 | if (device && strcmp(device->type, "pci") != 0) | |
428 | break; | |
429 | } | |
430 | if (ints == NULL) | |
431 | return -EINVAL; | |
432 | intlen /= sizeof(u32); | |
433 | ||
434 | if (index >= intlen) | |
435 | return -EINVAL; | |
436 | ||
437 | out_irq->controller = NULL; | |
438 | out_irq->specifier[0] = ints[index]; | |
439 | out_irq->size = 1; | |
440 | ||
441 | return 0; | |
442 | } | |
cc5d0189 BH |
443 | #endif /* CONFIG_PPC32 */ |
444 | ||
cc5d0189 BH |
445 | static void __init pmac_pic_setup_mpic_nmi(struct mpic *mpic) |
446 | { | |
447 | #if defined(CONFIG_XMON) && defined(CONFIG_PPC32) | |
448 | struct device_node* pswitch; | |
449 | int nmi_irq; | |
450 | ||
451 | pswitch = of_find_node_by_name(NULL, "programmer-switch"); | |
0ebfff14 BH |
452 | if (pswitch) { |
453 | nmi_irq = irq_of_parse_and_map(pswitch, 0); | |
454 | if (nmi_irq != NO_IRQ) { | |
455 | mpic_irq_set_priority(nmi_irq, 9); | |
456 | setup_irq(nmi_irq, &xmon_action); | |
457 | } | |
458 | of_node_put(pswitch); | |
cc5d0189 | 459 | } |
cc5d0189 BH |
460 | #endif /* defined(CONFIG_XMON) && defined(CONFIG_PPC32) */ |
461 | } | |
462 | ||
1beb6a7d BH |
463 | static struct mpic * __init pmac_setup_one_mpic(struct device_node *np, |
464 | int master) | |
465 | { | |
1beb6a7d | 466 | const char *name = master ? " MPIC 1 " : " MPIC 2 "; |
1beb6a7d | 467 | struct mpic *mpic; |
be8bec56 | 468 | unsigned int flags = master ? 0 : MPIC_SECONDARY; |
1beb6a7d BH |
469 | |
470 | pmac_call_feature(PMAC_FTR_ENABLE_MPIC, np, 0, 0); | |
471 | ||
1beb6a7d | 472 | flags |= MPIC_WANTS_RESET; |
e2eb6392 | 473 | if (of_get_property(np, "big-endian", NULL)) |
1beb6a7d BH |
474 | flags |= MPIC_BIG_ENDIAN; |
475 | ||
476 | /* Primary Big Endian means HT interrupts. This is quite dodgy | |
477 | * but works until I find a better way | |
478 | */ | |
479 | if (master && (flags & MPIC_BIG_ENDIAN)) | |
6cfef5b2 | 480 | flags |= MPIC_U3_HT_IRQS; |
1beb6a7d | 481 | |
8bf41568 | 482 | mpic = mpic_alloc(np, 0, flags, 0, 0, name); |
1beb6a7d BH |
483 | if (mpic == NULL) |
484 | return NULL; | |
485 | ||
486 | mpic_init(mpic); | |
487 | ||
488 | return mpic; | |
489 | } | |
490 | ||
cc5d0189 BH |
491 | static int __init pmac_pic_probe_mpic(void) |
492 | { | |
493 | struct mpic *mpic1, *mpic2; | |
494 | struct device_node *np, *master = NULL, *slave = NULL; | |
cc5d0189 BH |
495 | |
496 | /* We can have up to 2 MPICs cascaded */ | |
497 | for (np = NULL; (np = of_find_node_by_type(np, "open-pic")) | |
498 | != NULL;) { | |
499 | if (master == NULL && | |
e2eb6392 | 500 | of_get_property(np, "interrupts", NULL) == NULL) |
cc5d0189 BH |
501 | master = of_node_get(np); |
502 | else if (slave == NULL) | |
503 | slave = of_node_get(np); | |
504 | if (master && slave) | |
505 | break; | |
506 | } | |
507 | ||
508 | /* Check for bogus setups */ | |
509 | if (master == NULL && slave != NULL) { | |
510 | master = slave; | |
511 | slave = NULL; | |
512 | } | |
513 | ||
514 | /* Not found, default to good old pmac pic */ | |
515 | if (master == NULL) | |
516 | return -ENODEV; | |
517 | ||
518 | /* Set master handler */ | |
519 | ppc_md.get_irq = mpic_get_irq; | |
520 | ||
521 | /* Setup master */ | |
1beb6a7d | 522 | mpic1 = pmac_setup_one_mpic(master, 1); |
cc5d0189 | 523 | BUG_ON(mpic1 == NULL); |
cc5d0189 BH |
524 | |
525 | /* Install NMI if any */ | |
526 | pmac_pic_setup_mpic_nmi(mpic1); | |
527 | ||
528 | of_node_put(master); | |
529 | ||
09dc34a9 KM |
530 | /* Set up a cascaded controller, if present */ |
531 | if (slave) { | |
532 | mpic2 = pmac_setup_one_mpic(slave, 0); | |
533 | if (mpic2 == NULL) | |
534 | printk(KERN_ERR "Failed to setup slave MPIC\n"); | |
1beb6a7d | 535 | of_node_put(slave); |
cc5d0189 | 536 | } |
cc5d0189 | 537 | |
cc5d0189 BH |
538 | return 0; |
539 | } | |
540 | ||
541 | ||
542 | void __init pmac_pic_init(void) | |
543 | { | |
0ebfff14 BH |
544 | /* We configure the OF parsing based on our oldworld vs. newworld |
545 | * platform type and wether we were booted by BootX. | |
546 | */ | |
547 | #ifdef CONFIG_PPC32 | |
548 | if (!pmac_newworld) | |
b83da291 | 549 | of_irq_workarounds |= OF_IMAP_OLDWORLD_MAC; |
e2eb6392 | 550 | if (of_get_property(of_chosen, "linux,bootx", NULL) != NULL) |
b83da291 | 551 | of_irq_workarounds |= OF_IMAP_NO_PHANDLE; |
0ebfff14 | 552 | |
b83da291 GL |
553 | /* If we don't have phandles on a newworld, then try to locate a |
554 | * default interrupt controller (happens when booting with BootX). | |
555 | * We do a first match here, hopefully, that only ever happens on | |
556 | * machines with one controller. | |
557 | */ | |
558 | if (pmac_newworld && (of_irq_workarounds & OF_IMAP_NO_PHANDLE)) { | |
559 | struct device_node *np; | |
560 | ||
561 | for_each_node_with_property(np, "interrupt-controller") { | |
562 | /* Skip /chosen/interrupt-controller */ | |
563 | if (strcmp(np->name, "chosen") == 0) | |
564 | continue; | |
565 | /* It seems like at least one person wants | |
566 | * to use BootX on a machine with an AppleKiwi | |
567 | * controller which happens to pretend to be an | |
568 | * interrupt controller too. */ | |
569 | if (strcmp(np->name, "AppleKiwi") == 0) | |
570 | continue; | |
571 | /* I think we found one ! */ | |
572 | of_irq_dflt_pic = np; | |
573 | break; | |
574 | } | |
575 | } | |
576 | #endif /* CONFIG_PPC32 */ | |
6e99e458 | 577 | |
cc5d0189 BH |
578 | /* We first try to detect Apple's new Core99 chipset, since mac-io |
579 | * is quite different on those machines and contains an IBM MPIC2. | |
580 | */ | |
581 | if (pmac_pic_probe_mpic() == 0) | |
582 | return; | |
583 | ||
584 | #ifdef CONFIG_PPC32 | |
585 | pmac_pic_probe_oldstyle(); | |
586 | #endif | |
14cf11af PM |
587 | } |
588 | ||
a0005034 | 589 | #if defined(CONFIG_PM) && defined(CONFIG_PPC32) |
14cf11af PM |
590 | /* |
591 | * These procedures are used in implementing sleep on the powerbooks. | |
592 | * sleep_save_intrs() saves the states of all interrupt enables | |
593 | * and disables all interrupts except for the nominated one. | |
594 | * sleep_restore_intrs() restores the states of all interrupt enables. | |
595 | */ | |
596 | unsigned long sleep_save_mask[2]; | |
597 | ||
598 | /* This used to be passed by the PMU driver but that link got | |
599 | * broken with the new driver model. We use this tweak for now... | |
0ebfff14 | 600 | * We really want to do things differently though... |
14cf11af PM |
601 | */ |
602 | static int pmacpic_find_viaint(void) | |
603 | { | |
604 | int viaint = -1; | |
605 | ||
606 | #ifdef CONFIG_ADB_PMU | |
607 | struct device_node *np; | |
608 | ||
609 | if (pmu_get_model() != PMU_OHARE_BASED) | |
610 | goto not_found; | |
611 | np = of_find_node_by_name(NULL, "via-pmu"); | |
612 | if (np == NULL) | |
613 | goto not_found; | |
d258e64e | 614 | viaint = irq_of_parse_and_map(np, 0); |
14cf11af PM |
615 | |
616 | not_found: | |
98cddbfb | 617 | #endif /* CONFIG_ADB_PMU */ |
14cf11af PM |
618 | return viaint; |
619 | } | |
620 | ||
f5a592f7 | 621 | static int pmacpic_suspend(void) |
14cf11af PM |
622 | { |
623 | int viaint = pmacpic_find_viaint(); | |
624 | ||
625 | sleep_save_mask[0] = ppc_cached_irq_mask[0]; | |
626 | sleep_save_mask[1] = ppc_cached_irq_mask[1]; | |
627 | ppc_cached_irq_mask[0] = 0; | |
628 | ppc_cached_irq_mask[1] = 0; | |
629 | if (viaint > 0) | |
630 | set_bit(viaint, ppc_cached_irq_mask); | |
631 | out_le32(&pmac_irq_hw[0]->enable, ppc_cached_irq_mask[0]); | |
632 | if (max_real_irqs > 32) | |
633 | out_le32(&pmac_irq_hw[1]->enable, ppc_cached_irq_mask[1]); | |
634 | (void)in_le32(&pmac_irq_hw[0]->event); | |
635 | /* make sure mask gets to controller before we return to caller */ | |
636 | mb(); | |
637 | (void)in_le32(&pmac_irq_hw[0]->enable); | |
638 | ||
639 | return 0; | |
640 | } | |
641 | ||
f5a592f7 | 642 | static void pmacpic_resume(void) |
14cf11af PM |
643 | { |
644 | int i; | |
645 | ||
646 | out_le32(&pmac_irq_hw[0]->enable, 0); | |
647 | if (max_real_irqs > 32) | |
648 | out_le32(&pmac_irq_hw[1]->enable, 0); | |
649 | mb(); | |
650 | for (i = 0; i < max_real_irqs; ++i) | |
651 | if (test_bit(i, sleep_save_mask)) | |
d8c94aca | 652 | pmac_unmask_irq(irq_get_irq_data(i)); |
14cf11af PM |
653 | } |
654 | ||
f5a592f7 RW |
655 | static struct syscore_ops pmacpic_syscore_ops = { |
656 | .suspend = pmacpic_suspend, | |
657 | .resume = pmacpic_resume, | |
14cf11af PM |
658 | }; |
659 | ||
f5a592f7 | 660 | static int __init init_pmacpic_syscore(void) |
14cf11af | 661 | { |
339dedf7 BH |
662 | if (pmac_irq_hw[0]) |
663 | register_syscore_ops(&pmacpic_syscore_ops); | |
14cf11af PM |
664 | return 0; |
665 | } | |
14cf11af | 666 | |
f5a592f7 RW |
667 | machine_subsys_initcall(powermac, init_pmacpic_syscore); |
668 | ||
669 | #endif /* CONFIG_PM && CONFIG_PPC32 */ |