]>
Commit | Line | Data |
---|---|---|
1da177e4 | 1 | /* |
1da177e4 LT |
2 | * Copyright (C) 2001 Mike Corrigan & Dave Engebretsen, IBM Corporation |
3 | * | |
bc97ce95 | 4 | * Rewrite, cleanup: |
1da177e4 | 5 | * |
91f14480 | 6 | * Copyright (C) 2004 Olof Johansson <olof@lixom.net>, IBM Corporation |
bc97ce95 | 7 | * Copyright (C) 2006 Olof Johansson <olof@lixom.net> |
1da177e4 LT |
8 | * |
9 | * Dynamic DMA mapping support, pSeries-specific parts, both SMP and LPAR. | |
10 | * | |
bc97ce95 | 11 | * |
1da177e4 LT |
12 | * This program is free software; you can redistribute it and/or modify |
13 | * it under the terms of the GNU General Public License as published by | |
14 | * the Free Software Foundation; either version 2 of the License, or | |
15 | * (at your option) any later version. | |
bc97ce95 | 16 | * |
1da177e4 LT |
17 | * This program is distributed in the hope that it will be useful, |
18 | * but WITHOUT ANY WARRANTY; without even the implied warranty of | |
19 | * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the | |
20 | * GNU General Public License for more details. | |
bc97ce95 | 21 | * |
1da177e4 LT |
22 | * You should have received a copy of the GNU General Public License |
23 | * along with this program; if not, write to the Free Software | |
24 | * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA | |
25 | */ | |
26 | ||
1da177e4 LT |
27 | #include <linux/init.h> |
28 | #include <linux/types.h> | |
29 | #include <linux/slab.h> | |
30 | #include <linux/mm.h> | |
beacc6da | 31 | #include <linux/memblock.h> |
1da177e4 | 32 | #include <linux/spinlock.h> |
62fe91bb | 33 | #include <linux/sched.h> /* for show_stack */ |
1da177e4 LT |
34 | #include <linux/string.h> |
35 | #include <linux/pci.h> | |
36 | #include <linux/dma-mapping.h> | |
62a8bd6c | 37 | #include <linux/crash_dump.h> |
4e8b0cf4 | 38 | #include <linux/memory.h> |
1cf3d8b3 | 39 | #include <linux/of.h> |
1da177e4 LT |
40 | #include <asm/io.h> |
41 | #include <asm/prom.h> | |
42 | #include <asm/rtas.h> | |
1da177e4 LT |
43 | #include <asm/iommu.h> |
44 | #include <asm/pci-bridge.h> | |
45 | #include <asm/machdep.h> | |
1ababe11 | 46 | #include <asm/firmware.h> |
c707ffcf | 47 | #include <asm/tce.h> |
d387899f | 48 | #include <asm/ppc-pci.h> |
2249ca9d | 49 | #include <asm/udbg.h> |
4e8b0cf4 | 50 | #include <asm/mmzone.h> |
212bebb4 | 51 | #include <asm/plpar_wrappers.h> |
a1218720 | 52 | |
1da177e4 | 53 | |
8d3d589a | 54 | static void tce_invalidate_pSeries_sw(struct iommu_table *tbl, |
df015604 | 55 | __be64 *startp, __be64 *endp) |
8d3d589a MM |
56 | { |
57 | u64 __iomem *invalidate = (u64 __iomem *)tbl->it_index; | |
58 | unsigned long start, end, inc; | |
59 | ||
60 | start = __pa(startp); | |
61 | end = __pa(endp); | |
62 | inc = L1_CACHE_BYTES; /* invalidate a cacheline of TCEs at a time */ | |
63 | ||
64 | /* If this is non-zero, change the format. We shift the | |
65 | * address and or in the magic from the device tree. */ | |
66 | if (tbl->it_busno) { | |
67 | start <<= 12; | |
68 | end <<= 12; | |
69 | inc <<= 12; | |
70 | start |= tbl->it_busno; | |
71 | end |= tbl->it_busno; | |
72 | } | |
73 | ||
74 | end |= inc - 1; /* round up end to be different than start */ | |
75 | ||
76 | mb(); /* Make sure TCEs in memory are written */ | |
77 | while (start <= end) { | |
78 | out_be64(invalidate, start); | |
79 | start += inc; | |
80 | } | |
81 | } | |
82 | ||
6490c490 | 83 | static int tce_build_pSeries(struct iommu_table *tbl, long index, |
bc97ce95 | 84 | long npages, unsigned long uaddr, |
4f3dd8a0 MN |
85 | enum dma_data_direction direction, |
86 | struct dma_attrs *attrs) | |
1da177e4 | 87 | { |
bc97ce95 | 88 | u64 proto_tce; |
df015604 | 89 | __be64 *tcep, *tces; |
bc97ce95 | 90 | u64 rpn; |
1da177e4 | 91 | |
bc97ce95 | 92 | proto_tce = TCE_PCI_READ; // Read allowed |
1da177e4 LT |
93 | |
94 | if (direction != DMA_TO_DEVICE) | |
bc97ce95 | 95 | proto_tce |= TCE_PCI_WRITE; |
1da177e4 | 96 | |
df015604 | 97 | tces = tcep = ((__be64 *)tbl->it_base) + index; |
1da177e4 LT |
98 | |
99 | while (npages--) { | |
95f72d1e | 100 | /* can't move this out since we might cross MEMBLOCK boundary */ |
474e3d56 | 101 | rpn = __pa(uaddr) >> TCE_SHIFT; |
df015604 | 102 | *tcep = cpu_to_be64(proto_tce | (rpn & TCE_RPN_MASK) << TCE_RPN_SHIFT); |
1da177e4 | 103 | |
d0035c62 | 104 | uaddr += TCE_PAGE_SIZE; |
bc97ce95 | 105 | tcep++; |
1da177e4 | 106 | } |
8d3d589a | 107 | |
bc6dc752 | 108 | if (tbl->it_type & TCE_PCI_SWINV_CREATE) |
8d3d589a | 109 | tce_invalidate_pSeries_sw(tbl, tces, tcep - 1); |
6490c490 | 110 | return 0; |
1da177e4 LT |
111 | } |
112 | ||
113 | ||
114 | static void tce_free_pSeries(struct iommu_table *tbl, long index, long npages) | |
115 | { | |
df015604 | 116 | __be64 *tcep, *tces; |
1da177e4 | 117 | |
df015604 | 118 | tces = tcep = ((__be64 *)tbl->it_base) + index; |
bc97ce95 OJ |
119 | |
120 | while (npages--) | |
121 | *(tcep++) = 0; | |
8d3d589a | 122 | |
bc6dc752 | 123 | if (tbl->it_type & TCE_PCI_SWINV_FREE) |
8d3d589a | 124 | tce_invalidate_pSeries_sw(tbl, tces, tcep - 1); |
1da177e4 LT |
125 | } |
126 | ||
5f50867b HM |
127 | static unsigned long tce_get_pseries(struct iommu_table *tbl, long index) |
128 | { | |
df015604 | 129 | __be64 *tcep; |
5f50867b | 130 | |
df015604 | 131 | tcep = ((__be64 *)tbl->it_base) + index; |
5f50867b | 132 | |
df015604 | 133 | return be64_to_cpu(*tcep); |
5f50867b | 134 | } |
1da177e4 | 135 | |
6490c490 RJ |
136 | static void tce_free_pSeriesLP(struct iommu_table*, long, long); |
137 | static void tce_freemulti_pSeriesLP(struct iommu_table*, long, long); | |
138 | ||
139 | static int tce_build_pSeriesLP(struct iommu_table *tbl, long tcenum, | |
1da177e4 | 140 | long npages, unsigned long uaddr, |
4f3dd8a0 MN |
141 | enum dma_data_direction direction, |
142 | struct dma_attrs *attrs) | |
1da177e4 | 143 | { |
6490c490 | 144 | u64 rc = 0; |
bc97ce95 OJ |
145 | u64 proto_tce, tce; |
146 | u64 rpn; | |
6490c490 RJ |
147 | int ret = 0; |
148 | long tcenum_start = tcenum, npages_start = npages; | |
1da177e4 | 149 | |
474e3d56 | 150 | rpn = __pa(uaddr) >> TCE_SHIFT; |
bc97ce95 | 151 | proto_tce = TCE_PCI_READ; |
1da177e4 | 152 | if (direction != DMA_TO_DEVICE) |
bc97ce95 | 153 | proto_tce |= TCE_PCI_WRITE; |
1da177e4 LT |
154 | |
155 | while (npages--) { | |
bc97ce95 OJ |
156 | tce = proto_tce | (rpn & TCE_RPN_MASK) << TCE_RPN_SHIFT; |
157 | rc = plpar_tce_put((u64)tbl->it_index, (u64)tcenum << 12, tce); | |
158 | ||
6490c490 RJ |
159 | if (unlikely(rc == H_NOT_ENOUGH_RESOURCES)) { |
160 | ret = (int)rc; | |
161 | tce_free_pSeriesLP(tbl, tcenum_start, | |
162 | (npages_start - (npages + 1))); | |
163 | break; | |
164 | } | |
165 | ||
1da177e4 | 166 | if (rc && printk_ratelimit()) { |
fe333321 IM |
167 | printk("tce_build_pSeriesLP: plpar_tce_put failed. rc=%lld\n", rc); |
168 | printk("\tindex = 0x%llx\n", (u64)tbl->it_index); | |
169 | printk("\ttcenum = 0x%llx\n", (u64)tcenum); | |
170 | printk("\ttce val = 0x%llx\n", tce ); | |
1da177e4 LT |
171 | show_stack(current, (unsigned long *)__get_SP()); |
172 | } | |
bc97ce95 | 173 | |
1da177e4 | 174 | tcenum++; |
bc97ce95 | 175 | rpn++; |
1da177e4 | 176 | } |
6490c490 | 177 | return ret; |
1da177e4 LT |
178 | } |
179 | ||
df015604 | 180 | static DEFINE_PER_CPU(__be64 *, tce_page); |
1da177e4 | 181 | |
6490c490 | 182 | static int tce_buildmulti_pSeriesLP(struct iommu_table *tbl, long tcenum, |
1da177e4 | 183 | long npages, unsigned long uaddr, |
4f3dd8a0 MN |
184 | enum dma_data_direction direction, |
185 | struct dma_attrs *attrs) | |
1da177e4 | 186 | { |
6490c490 | 187 | u64 rc = 0; |
bc97ce95 | 188 | u64 proto_tce; |
df015604 | 189 | __be64 *tcep; |
bc97ce95 | 190 | u64 rpn; |
1da177e4 | 191 | long l, limit; |
6490c490 RJ |
192 | long tcenum_start = tcenum, npages_start = npages; |
193 | int ret = 0; | |
c1703e85 | 194 | unsigned long flags; |
1da177e4 | 195 | |
541b2755 | 196 | if (npages == 1) { |
6490c490 RJ |
197 | return tce_build_pSeriesLP(tbl, tcenum, npages, uaddr, |
198 | direction, attrs); | |
541b2755 | 199 | } |
1da177e4 | 200 | |
c1703e85 AB |
201 | local_irq_save(flags); /* to protect tcep and the page behind it */ |
202 | ||
1da177e4 LT |
203 | tcep = __get_cpu_var(tce_page); |
204 | ||
205 | /* This is safe to do since interrupts are off when we're called | |
206 | * from iommu_alloc{,_sg}() | |
207 | */ | |
208 | if (!tcep) { | |
df015604 | 209 | tcep = (__be64 *)__get_free_page(GFP_ATOMIC); |
1da177e4 | 210 | /* If allocation fails, fall back to the loop implementation */ |
541b2755 | 211 | if (!tcep) { |
c1703e85 | 212 | local_irq_restore(flags); |
6490c490 | 213 | return tce_build_pSeriesLP(tbl, tcenum, npages, uaddr, |
4f3dd8a0 | 214 | direction, attrs); |
541b2755 | 215 | } |
1da177e4 LT |
216 | __get_cpu_var(tce_page) = tcep; |
217 | } | |
218 | ||
474e3d56 | 219 | rpn = __pa(uaddr) >> TCE_SHIFT; |
bc97ce95 | 220 | proto_tce = TCE_PCI_READ; |
1da177e4 | 221 | if (direction != DMA_TO_DEVICE) |
bc97ce95 | 222 | proto_tce |= TCE_PCI_WRITE; |
1da177e4 LT |
223 | |
224 | /* We can map max one pageful of TCEs at a time */ | |
225 | do { | |
226 | /* | |
227 | * Set up the page with TCE data, looping through and setting | |
228 | * the values. | |
229 | */ | |
bc97ce95 | 230 | limit = min_t(long, npages, 4096/TCE_ENTRY_SIZE); |
1da177e4 LT |
231 | |
232 | for (l = 0; l < limit; l++) { | |
df015604 | 233 | tcep[l] = cpu_to_be64(proto_tce | (rpn & TCE_RPN_MASK) << TCE_RPN_SHIFT); |
bc97ce95 | 234 | rpn++; |
1da177e4 LT |
235 | } |
236 | ||
237 | rc = plpar_tce_put_indirect((u64)tbl->it_index, | |
238 | (u64)tcenum << 12, | |
474e3d56 | 239 | (u64)__pa(tcep), |
1da177e4 LT |
240 | limit); |
241 | ||
242 | npages -= limit; | |
243 | tcenum += limit; | |
244 | } while (npages > 0 && !rc); | |
245 | ||
c1703e85 AB |
246 | local_irq_restore(flags); |
247 | ||
6490c490 RJ |
248 | if (unlikely(rc == H_NOT_ENOUGH_RESOURCES)) { |
249 | ret = (int)rc; | |
250 | tce_freemulti_pSeriesLP(tbl, tcenum_start, | |
251 | (npages_start - (npages + limit))); | |
252 | return ret; | |
253 | } | |
254 | ||
1da177e4 | 255 | if (rc && printk_ratelimit()) { |
fe333321 IM |
256 | printk("tce_buildmulti_pSeriesLP: plpar_tce_put failed. rc=%lld\n", rc); |
257 | printk("\tindex = 0x%llx\n", (u64)tbl->it_index); | |
258 | printk("\tnpages = 0x%llx\n", (u64)npages); | |
259 | printk("\ttce[0] val = 0x%llx\n", tcep[0]); | |
1da177e4 LT |
260 | show_stack(current, (unsigned long *)__get_SP()); |
261 | } | |
6490c490 | 262 | return ret; |
1da177e4 LT |
263 | } |
264 | ||
265 | static void tce_free_pSeriesLP(struct iommu_table *tbl, long tcenum, long npages) | |
266 | { | |
267 | u64 rc; | |
1da177e4 | 268 | |
1da177e4 | 269 | while (npages--) { |
bc97ce95 | 270 | rc = plpar_tce_put((u64)tbl->it_index, (u64)tcenum << 12, 0); |
1da177e4 LT |
271 | |
272 | if (rc && printk_ratelimit()) { | |
fe333321 IM |
273 | printk("tce_free_pSeriesLP: plpar_tce_put failed. rc=%lld\n", rc); |
274 | printk("\tindex = 0x%llx\n", (u64)tbl->it_index); | |
275 | printk("\ttcenum = 0x%llx\n", (u64)tcenum); | |
1da177e4 LT |
276 | show_stack(current, (unsigned long *)__get_SP()); |
277 | } | |
278 | ||
279 | tcenum++; | |
280 | } | |
281 | } | |
282 | ||
283 | ||
284 | static void tce_freemulti_pSeriesLP(struct iommu_table *tbl, long tcenum, long npages) | |
285 | { | |
286 | u64 rc; | |
1da177e4 | 287 | |
bc97ce95 | 288 | rc = plpar_tce_stuff((u64)tbl->it_index, (u64)tcenum << 12, 0, npages); |
1da177e4 LT |
289 | |
290 | if (rc && printk_ratelimit()) { | |
291 | printk("tce_freemulti_pSeriesLP: plpar_tce_stuff failed\n"); | |
fe333321 IM |
292 | printk("\trc = %lld\n", rc); |
293 | printk("\tindex = 0x%llx\n", (u64)tbl->it_index); | |
294 | printk("\tnpages = 0x%llx\n", (u64)npages); | |
1da177e4 LT |
295 | show_stack(current, (unsigned long *)__get_SP()); |
296 | } | |
297 | } | |
298 | ||
5f50867b HM |
299 | static unsigned long tce_get_pSeriesLP(struct iommu_table *tbl, long tcenum) |
300 | { | |
301 | u64 rc; | |
302 | unsigned long tce_ret; | |
303 | ||
5f50867b HM |
304 | rc = plpar_tce_get((u64)tbl->it_index, (u64)tcenum << 12, &tce_ret); |
305 | ||
306 | if (rc && printk_ratelimit()) { | |
fe333321 IM |
307 | printk("tce_get_pSeriesLP: plpar_tce_get failed. rc=%lld\n", rc); |
308 | printk("\tindex = 0x%llx\n", (u64)tbl->it_index); | |
309 | printk("\ttcenum = 0x%llx\n", (u64)tcenum); | |
5f50867b HM |
310 | show_stack(current, (unsigned long *)__get_SP()); |
311 | } | |
312 | ||
313 | return tce_ret; | |
314 | } | |
315 | ||
25985edc | 316 | /* this is compatible with cells for the device tree property */ |
4e8b0cf4 NA |
317 | struct dynamic_dma_window_prop { |
318 | __be32 liobn; /* tce table number */ | |
319 | __be64 dma_base; /* address hi,lo */ | |
320 | __be32 tce_shift; /* ilog2(tce_page_size) */ | |
321 | __be32 window_shift; /* ilog2(tce_window_size) */ | |
322 | }; | |
323 | ||
324 | struct direct_window { | |
325 | struct device_node *device; | |
326 | const struct dynamic_dma_window_prop *prop; | |
327 | struct list_head list; | |
328 | }; | |
329 | ||
330 | /* Dynamic DMA Window support */ | |
331 | struct ddw_query_response { | |
df015604 AB |
332 | __be32 windows_available; |
333 | __be32 largest_available_block; | |
334 | __be32 page_size; | |
335 | __be32 migration_capable; | |
4e8b0cf4 NA |
336 | }; |
337 | ||
338 | struct ddw_create_response { | |
df015604 AB |
339 | __be32 liobn; |
340 | __be32 addr_hi; | |
341 | __be32 addr_lo; | |
4e8b0cf4 NA |
342 | }; |
343 | ||
344 | static LIST_HEAD(direct_window_list); | |
345 | /* prevents races between memory on/offline and window creation */ | |
346 | static DEFINE_SPINLOCK(direct_window_list_lock); | |
347 | /* protects initializing window twice for same device */ | |
348 | static DEFINE_MUTEX(direct_window_init_mutex); | |
349 | #define DIRECT64_PROPNAME "linux,direct64-ddr-window-info" | |
350 | ||
351 | static int tce_clearrange_multi_pSeriesLP(unsigned long start_pfn, | |
352 | unsigned long num_pfn, const void *arg) | |
353 | { | |
354 | const struct dynamic_dma_window_prop *maprange = arg; | |
355 | int rc; | |
356 | u64 tce_size, num_tce, dma_offset, next; | |
357 | u32 tce_shift; | |
358 | long limit; | |
359 | ||
360 | tce_shift = be32_to_cpu(maprange->tce_shift); | |
361 | tce_size = 1ULL << tce_shift; | |
362 | next = start_pfn << PAGE_SHIFT; | |
363 | num_tce = num_pfn << PAGE_SHIFT; | |
364 | ||
365 | /* round back to the beginning of the tce page size */ | |
366 | num_tce += next & (tce_size - 1); | |
367 | next &= ~(tce_size - 1); | |
368 | ||
369 | /* covert to number of tces */ | |
370 | num_tce |= tce_size - 1; | |
371 | num_tce >>= tce_shift; | |
372 | ||
373 | do { | |
374 | /* | |
375 | * Set up the page with TCE data, looping through and setting | |
376 | * the values. | |
377 | */ | |
378 | limit = min_t(long, num_tce, 512); | |
379 | dma_offset = next + be64_to_cpu(maprange->dma_base); | |
380 | ||
381 | rc = plpar_tce_stuff((u64)be32_to_cpu(maprange->liobn), | |
382 | dma_offset, | |
383 | 0, limit); | |
22b38298 | 384 | next += limit * tce_size; |
4e8b0cf4 NA |
385 | num_tce -= limit; |
386 | } while (num_tce > 0 && !rc); | |
387 | ||
388 | return rc; | |
389 | } | |
390 | ||
391 | static int tce_setrange_multi_pSeriesLP(unsigned long start_pfn, | |
392 | unsigned long num_pfn, const void *arg) | |
393 | { | |
394 | const struct dynamic_dma_window_prop *maprange = arg; | |
df015604 AB |
395 | u64 tce_size, num_tce, dma_offset, next, proto_tce, liobn; |
396 | __be64 *tcep; | |
4e8b0cf4 NA |
397 | u32 tce_shift; |
398 | u64 rc = 0; | |
399 | long l, limit; | |
400 | ||
401 | local_irq_disable(); /* to protect tcep and the page behind it */ | |
402 | tcep = __get_cpu_var(tce_page); | |
403 | ||
404 | if (!tcep) { | |
df015604 | 405 | tcep = (__be64 *)__get_free_page(GFP_ATOMIC); |
4e8b0cf4 NA |
406 | if (!tcep) { |
407 | local_irq_enable(); | |
408 | return -ENOMEM; | |
409 | } | |
410 | __get_cpu_var(tce_page) = tcep; | |
411 | } | |
412 | ||
413 | proto_tce = TCE_PCI_READ | TCE_PCI_WRITE; | |
414 | ||
415 | liobn = (u64)be32_to_cpu(maprange->liobn); | |
416 | tce_shift = be32_to_cpu(maprange->tce_shift); | |
417 | tce_size = 1ULL << tce_shift; | |
418 | next = start_pfn << PAGE_SHIFT; | |
419 | num_tce = num_pfn << PAGE_SHIFT; | |
420 | ||
421 | /* round back to the beginning of the tce page size */ | |
422 | num_tce += next & (tce_size - 1); | |
423 | next &= ~(tce_size - 1); | |
424 | ||
425 | /* covert to number of tces */ | |
426 | num_tce |= tce_size - 1; | |
427 | num_tce >>= tce_shift; | |
428 | ||
429 | /* We can map max one pageful of TCEs at a time */ | |
430 | do { | |
431 | /* | |
432 | * Set up the page with TCE data, looping through and setting | |
433 | * the values. | |
434 | */ | |
435 | limit = min_t(long, num_tce, 4096/TCE_ENTRY_SIZE); | |
436 | dma_offset = next + be64_to_cpu(maprange->dma_base); | |
437 | ||
438 | for (l = 0; l < limit; l++) { | |
df015604 | 439 | tcep[l] = cpu_to_be64(proto_tce | next); |
4e8b0cf4 NA |
440 | next += tce_size; |
441 | } | |
442 | ||
443 | rc = plpar_tce_put_indirect(liobn, | |
444 | dma_offset, | |
474e3d56 | 445 | (u64)__pa(tcep), |
4e8b0cf4 NA |
446 | limit); |
447 | ||
448 | num_tce -= limit; | |
449 | } while (num_tce > 0 && !rc); | |
450 | ||
451 | /* error cleanup: caller will clear whole range */ | |
452 | ||
453 | local_irq_enable(); | |
454 | return rc; | |
455 | } | |
456 | ||
457 | static int tce_setrange_multi_pSeriesLP_walk(unsigned long start_pfn, | |
458 | unsigned long num_pfn, void *arg) | |
459 | { | |
460 | return tce_setrange_multi_pSeriesLP(start_pfn, num_pfn, arg); | |
461 | } | |
462 | ||
463 | ||
bed59275 | 464 | #ifdef CONFIG_PCI |
1da177e4 LT |
465 | static void iommu_table_setparms(struct pci_controller *phb, |
466 | struct device_node *dn, | |
bc97ce95 | 467 | struct iommu_table *tbl) |
1da177e4 LT |
468 | { |
469 | struct device_node *node; | |
8d3d589a | 470 | const unsigned long *basep, *sw_inval; |
9938c474 | 471 | const u32 *sizep; |
1da177e4 | 472 | |
44ef3390 | 473 | node = phb->dn; |
1da177e4 | 474 | |
e2eb6392 SR |
475 | basep = of_get_property(node, "linux,tce-base", NULL); |
476 | sizep = of_get_property(node, "linux,tce-size", NULL); | |
1da177e4 LT |
477 | if (basep == NULL || sizep == NULL) { |
478 | printk(KERN_ERR "PCI_DMA: iommu_table_setparms: %s has " | |
479 | "missing tce entries !\n", dn->full_name); | |
480 | return; | |
481 | } | |
482 | ||
483 | tbl->it_base = (unsigned long)__va(*basep); | |
5f50867b | 484 | |
62a8bd6c | 485 | if (!is_kdump_kernel()) |
54622f10 | 486 | memset((void *)tbl->it_base, 0, *sizep); |
1da177e4 LT |
487 | |
488 | tbl->it_busno = phb->bus->number; | |
3a553170 | 489 | tbl->it_page_shift = IOMMU_PAGE_SHIFT_4K; |
bc97ce95 | 490 | |
1da177e4 | 491 | /* Units of tce entries */ |
3a553170 | 492 | tbl->it_offset = phb->dma_window_base_cur >> tbl->it_page_shift; |
bc97ce95 | 493 | |
1da177e4 | 494 | /* Test if we are going over 2GB of DMA space */ |
3c2822cc OJ |
495 | if (phb->dma_window_base_cur + phb->dma_window_size > 0x80000000ul) { |
496 | udbg_printf("PCI_DMA: Unexpected number of IOAs under this PHB.\n"); | |
bc97ce95 | 497 | panic("PCI_DMA: Unexpected number of IOAs under this PHB.\n"); |
3c2822cc | 498 | } |
bc97ce95 | 499 | |
1da177e4 LT |
500 | phb->dma_window_base_cur += phb->dma_window_size; |
501 | ||
502 | /* Set the tce table size - measured in entries */ | |
3a553170 | 503 | tbl->it_size = phb->dma_window_size >> tbl->it_page_shift; |
1da177e4 LT |
504 | |
505 | tbl->it_index = 0; | |
506 | tbl->it_blocksize = 16; | |
507 | tbl->it_type = TCE_PCI; | |
8d3d589a MM |
508 | |
509 | sw_inval = of_get_property(node, "linux,tce-sw-invalidate-info", NULL); | |
510 | if (sw_inval) { | |
511 | /* | |
512 | * This property contains information on how to | |
513 | * invalidate the TCE entry. The first property is | |
514 | * the base MMIO address used to invalidate entries. | |
515 | * The second property tells us the format of the TCE | |
516 | * invalidate (whether it needs to be shifted) and | |
517 | * some magic routing info to add to our invalidate | |
518 | * command. | |
519 | */ | |
520 | tbl->it_index = (unsigned long) ioremap(sw_inval[0], 8); | |
521 | tbl->it_busno = sw_inval[1]; /* overload this with magic */ | |
1f1616e8 | 522 | tbl->it_type = TCE_PCI_SWINV_CREATE | TCE_PCI_SWINV_FREE; |
8d3d589a | 523 | } |
1da177e4 LT |
524 | } |
525 | ||
526 | /* | |
527 | * iommu_table_setparms_lpar | |
528 | * | |
529 | * Function: On pSeries LPAR systems, return TCE table info, given a pci bus. | |
1da177e4 LT |
530 | */ |
531 | static void iommu_table_setparms_lpar(struct pci_controller *phb, | |
532 | struct device_node *dn, | |
533 | struct iommu_table *tbl, | |
2083f681 | 534 | const __be32 *dma_window) |
1da177e4 | 535 | { |
4c76e0bc JK |
536 | unsigned long offset, size; |
537 | ||
4c76e0bc | 538 | of_parse_dma_window(dn, dma_window, &tbl->it_index, &offset, &size); |
1da177e4 | 539 | |
b8c49def | 540 | tbl->it_busno = phb->bus->number; |
3a553170 | 541 | tbl->it_page_shift = IOMMU_PAGE_SHIFT_4K; |
1da177e4 | 542 | tbl->it_base = 0; |
1da177e4 LT |
543 | tbl->it_blocksize = 16; |
544 | tbl->it_type = TCE_PCI; | |
3a553170 AP |
545 | tbl->it_offset = offset >> tbl->it_page_shift; |
546 | tbl->it_size = size >> tbl->it_page_shift; | |
1da177e4 LT |
547 | } |
548 | ||
12d04eef | 549 | static void pci_dma_bus_setup_pSeries(struct pci_bus *bus) |
1da177e4 | 550 | { |
3c2822cc | 551 | struct device_node *dn; |
1da177e4 | 552 | struct iommu_table *tbl; |
3c2822cc OJ |
553 | struct device_node *isa_dn, *isa_dn_orig; |
554 | struct device_node *tmp; | |
555 | struct pci_dn *pci; | |
556 | int children; | |
1da177e4 | 557 | |
3c2822cc | 558 | dn = pci_bus_to_OF_node(bus); |
12d04eef | 559 | |
f7ebf352 | 560 | pr_debug("pci_dma_bus_setup_pSeries: setting up bus %s\n", dn->full_name); |
3c2822cc OJ |
561 | |
562 | if (bus->self) { | |
563 | /* This is not a root bus, any setup will be done for the | |
564 | * device-side of the bridge in iommu_dev_setup_pSeries(). | |
565 | */ | |
566 | return; | |
567 | } | |
12d04eef | 568 | pci = PCI_DN(dn); |
3c2822cc OJ |
569 | |
570 | /* Check if the ISA bus on the system is under | |
571 | * this PHB. | |
1da177e4 | 572 | */ |
3c2822cc | 573 | isa_dn = isa_dn_orig = of_find_node_by_type(NULL, "isa"); |
1da177e4 | 574 | |
3c2822cc OJ |
575 | while (isa_dn && isa_dn != dn) |
576 | isa_dn = isa_dn->parent; | |
577 | ||
578 | if (isa_dn_orig) | |
579 | of_node_put(isa_dn_orig); | |
1da177e4 | 580 | |
d3c58fb1 | 581 | /* Count number of direct PCI children of the PHB. */ |
3c2822cc | 582 | for (children = 0, tmp = dn->child; tmp; tmp = tmp->sibling) |
d3c58fb1 | 583 | children++; |
1da177e4 | 584 | |
f7ebf352 | 585 | pr_debug("Children: %d\n", children); |
1da177e4 | 586 | |
3c2822cc OJ |
587 | /* Calculate amount of DMA window per slot. Each window must be |
588 | * a power of two (due to pci_alloc_consistent requirements). | |
589 | * | |
590 | * Keep 256MB aside for PHBs with ISA. | |
591 | */ | |
1da177e4 | 592 | |
3c2822cc OJ |
593 | if (!isa_dn) { |
594 | /* No ISA/IDE - just set window size and return */ | |
595 | pci->phb->dma_window_size = 0x80000000ul; /* To be divided */ | |
596 | ||
597 | while (pci->phb->dma_window_size * children > 0x80000000ul) | |
598 | pci->phb->dma_window_size >>= 1; | |
41febbc8 | 599 | pr_debug("No ISA/IDE, window size is 0x%llx\n", |
f7ebf352 | 600 | pci->phb->dma_window_size); |
3c2822cc OJ |
601 | pci->phb->dma_window_base_cur = 0; |
602 | ||
603 | return; | |
1da177e4 | 604 | } |
3c2822cc OJ |
605 | |
606 | /* If we have ISA, then we probably have an IDE | |
607 | * controller too. Allocate a 128MB table but | |
608 | * skip the first 128MB to avoid stepping on ISA | |
609 | * space. | |
610 | */ | |
611 | pci->phb->dma_window_size = 0x8000000ul; | |
612 | pci->phb->dma_window_base_cur = 0x8000000ul; | |
613 | ||
7aa241fd | 614 | tbl = kzalloc_node(sizeof(struct iommu_table), GFP_KERNEL, |
ca1588e7 | 615 | pci->phb->node); |
3c2822cc OJ |
616 | |
617 | iommu_table_setparms(pci->phb, dn, tbl); | |
ca1588e7 | 618 | pci->iommu_table = iommu_init_table(tbl, pci->phb->node); |
5b25199e | 619 | iommu_register_group(tbl, pci_domain_nr(bus), 0); |
3c2822cc OJ |
620 | |
621 | /* Divide the rest (1.75GB) among the children */ | |
622 | pci->phb->dma_window_size = 0x80000000ul; | |
623 | while (pci->phb->dma_window_size * children > 0x70000000ul) | |
624 | pci->phb->dma_window_size >>= 1; | |
625 | ||
41febbc8 | 626 | pr_debug("ISA/IDE, window size is 0x%llx\n", pci->phb->dma_window_size); |
1da177e4 LT |
627 | } |
628 | ||
629 | ||
12d04eef | 630 | static void pci_dma_bus_setup_pSeriesLP(struct pci_bus *bus) |
1da177e4 LT |
631 | { |
632 | struct iommu_table *tbl; | |
633 | struct device_node *dn, *pdn; | |
1635317f | 634 | struct pci_dn *ppci; |
2083f681 | 635 | const __be32 *dma_window = NULL; |
1da177e4 | 636 | |
1da177e4 LT |
637 | dn = pci_bus_to_OF_node(bus); |
638 | ||
f7ebf352 ME |
639 | pr_debug("pci_dma_bus_setup_pSeriesLP: setting up bus %s\n", |
640 | dn->full_name); | |
12d04eef | 641 | |
1da177e4 LT |
642 | /* Find nearest ibm,dma-window, walking up the device tree */ |
643 | for (pdn = dn; pdn != NULL; pdn = pdn->parent) { | |
e2eb6392 | 644 | dma_window = of_get_property(pdn, "ibm,dma-window", NULL); |
1da177e4 LT |
645 | if (dma_window != NULL) |
646 | break; | |
647 | } | |
648 | ||
649 | if (dma_window == NULL) { | |
f7ebf352 | 650 | pr_debug(" no ibm,dma-window property !\n"); |
1da177e4 LT |
651 | return; |
652 | } | |
653 | ||
e07102db | 654 | ppci = PCI_DN(pdn); |
12d04eef | 655 | |
f7ebf352 ME |
656 | pr_debug(" parent is %s, iommu_table: 0x%p\n", |
657 | pdn->full_name, ppci->iommu_table); | |
12d04eef | 658 | |
1635317f | 659 | if (!ppci->iommu_table) { |
7aa241fd | 660 | tbl = kzalloc_node(sizeof(struct iommu_table), GFP_KERNEL, |
ca1588e7 | 661 | ppci->phb->node); |
b8c49def | 662 | iommu_table_setparms_lpar(ppci->phb, pdn, tbl, dma_window); |
ca1588e7 | 663 | ppci->iommu_table = iommu_init_table(tbl, ppci->phb->node); |
5b25199e | 664 | iommu_register_group(tbl, pci_domain_nr(bus), 0); |
f7ebf352 | 665 | pr_debug(" created table: %p\n", ppci->iommu_table); |
1da177e4 | 666 | } |
1da177e4 LT |
667 | } |
668 | ||
669 | ||
12d04eef | 670 | static void pci_dma_dev_setup_pSeries(struct pci_dev *dev) |
1da177e4 | 671 | { |
12d04eef | 672 | struct device_node *dn; |
3c2822cc | 673 | struct iommu_table *tbl; |
1da177e4 | 674 | |
f7ebf352 | 675 | pr_debug("pci_dma_dev_setup_pSeries: %s\n", pci_name(dev)); |
1da177e4 | 676 | |
58f9b0b0 | 677 | dn = dev->dev.of_node; |
1da177e4 | 678 | |
3c2822cc OJ |
679 | /* If we're the direct child of a root bus, then we need to allocate |
680 | * an iommu table ourselves. The bus setup code should have setup | |
681 | * the window sizes already. | |
682 | */ | |
683 | if (!dev->bus->self) { | |
12d04eef BH |
684 | struct pci_controller *phb = PCI_DN(dn)->phb; |
685 | ||
f7ebf352 | 686 | pr_debug(" --> first child, no bridge. Allocating iommu table.\n"); |
7aa241fd | 687 | tbl = kzalloc_node(sizeof(struct iommu_table), GFP_KERNEL, |
12d04eef BH |
688 | phb->node); |
689 | iommu_table_setparms(phb, dn, tbl); | |
77319254 | 690 | PCI_DN(dn)->iommu_table = iommu_init_table(tbl, phb->node); |
5b25199e | 691 | iommu_register_group(tbl, pci_domain_nr(phb->bus), 0); |
d905c5df AK |
692 | set_iommu_table_base_and_group(&dev->dev, |
693 | PCI_DN(dn)->iommu_table); | |
3c2822cc OJ |
694 | return; |
695 | } | |
696 | ||
697 | /* If this device is further down the bus tree, search upwards until | |
698 | * an already allocated iommu table is found and use that. | |
699 | */ | |
700 | ||
e07102db | 701 | while (dn && PCI_DN(dn) && PCI_DN(dn)->iommu_table == NULL) |
1da177e4 LT |
702 | dn = dn->parent; |
703 | ||
12d04eef | 704 | if (dn && PCI_DN(dn)) |
d905c5df AK |
705 | set_iommu_table_base_and_group(&dev->dev, |
706 | PCI_DN(dn)->iommu_table); | |
12d04eef BH |
707 | else |
708 | printk(KERN_WARNING "iommu: Device %s has no iommu table\n", | |
709 | pci_name(dev)); | |
1da177e4 LT |
710 | } |
711 | ||
4e8b0cf4 NA |
712 | static int __read_mostly disable_ddw; |
713 | ||
714 | static int __init disable_ddw_setup(char *str) | |
715 | { | |
716 | disable_ddw = 1; | |
717 | printk(KERN_INFO "ppc iommu: disabling ddw.\n"); | |
718 | ||
719 | return 0; | |
720 | } | |
721 | ||
722 | early_param("disable_ddw", disable_ddw_setup); | |
723 | ||
724 | static void remove_ddw(struct device_node *np) | |
725 | { | |
726 | struct dynamic_dma_window_prop *dwp; | |
727 | struct property *win64; | |
b73a635f | 728 | const u32 *ddw_avail; |
4e8b0cf4 NA |
729 | u64 liobn; |
730 | int len, ret; | |
731 | ||
b73a635f | 732 | ddw_avail = of_get_property(np, "ibm,ddw-applicable", &len); |
4e8b0cf4 | 733 | win64 = of_find_property(np, DIRECT64_PROPNAME, NULL); |
2573f684 | 734 | if (!win64) |
4e8b0cf4 NA |
735 | return; |
736 | ||
b73a635f | 737 | if (!ddw_avail || len < 3 * sizeof(u32) || win64->length < sizeof(*dwp)) |
2573f684 MM |
738 | goto delprop; |
739 | ||
4e8b0cf4 NA |
740 | dwp = win64->value; |
741 | liobn = (u64)be32_to_cpu(dwp->liobn); | |
742 | ||
743 | /* clear the whole window, note the arg is in kernel pages */ | |
744 | ret = tce_clearrange_multi_pSeriesLP(0, | |
745 | 1ULL << (be32_to_cpu(dwp->window_shift) - PAGE_SHIFT), dwp); | |
746 | if (ret) | |
747 | pr_warning("%s failed to clear tces in window.\n", | |
748 | np->full_name); | |
749 | else | |
750 | pr_debug("%s successfully cleared tces in window.\n", | |
751 | np->full_name); | |
752 | ||
ae69e1ed NA |
753 | ret = rtas_call(ddw_avail[2], 1, 1, NULL, liobn); |
754 | if (ret) | |
755 | pr_warning("%s: failed to remove direct window: rtas returned " | |
756 | "%d to ibm,remove-pe-dma-window(%x) %llx\n", | |
757 | np->full_name, ret, ddw_avail[2], liobn); | |
758 | else | |
759 | pr_debug("%s: successfully removed direct window: rtas returned " | |
760 | "%d to ibm,remove-pe-dma-window(%x) %llx\n", | |
761 | np->full_name, ret, ddw_avail[2], liobn); | |
4e8b0cf4 | 762 | |
2573f684 | 763 | delprop: |
79d1c712 | 764 | ret = of_remove_property(np, win64); |
2573f684 | 765 | if (ret) |
c8566780 | 766 | pr_warning("%s: failed to remove direct window property: %d\n", |
2573f684 MM |
767 | np->full_name, ret); |
768 | } | |
4e8b0cf4 | 769 | |
b73a635f | 770 | static u64 find_existing_ddw(struct device_node *pdn) |
4e8b0cf4 | 771 | { |
4e8b0cf4 NA |
772 | struct direct_window *window; |
773 | const struct dynamic_dma_window_prop *direct64; | |
774 | u64 dma_addr = 0; | |
775 | ||
4e8b0cf4 NA |
776 | spin_lock(&direct_window_list_lock); |
777 | /* check if we already created a window and dupe that config if so */ | |
778 | list_for_each_entry(window, &direct_window_list, list) { | |
779 | if (window->device == pdn) { | |
780 | direct64 = window->prop; | |
df015604 | 781 | dma_addr = be64_to_cpu(direct64->dma_base); |
4e8b0cf4 NA |
782 | break; |
783 | } | |
784 | } | |
785 | spin_unlock(&direct_window_list_lock); | |
786 | ||
787 | return dma_addr; | |
788 | } | |
789 | ||
14b6f00f NA |
790 | static void __restore_default_window(struct eeh_dev *edev, |
791 | u32 ddw_restore_token) | |
792 | { | |
793 | u32 cfg_addr; | |
794 | u64 buid; | |
795 | int ret; | |
796 | ||
797 | /* | |
798 | * Get the config address and phb buid of the PE window. | |
799 | * Rely on eeh to retrieve this for us. | |
800 | * Retrieve them from the pci device, not the node with the | |
801 | * dma-window property | |
802 | */ | |
803 | cfg_addr = edev->config_addr; | |
804 | if (edev->pe_config_addr) | |
805 | cfg_addr = edev->pe_config_addr; | |
806 | buid = edev->phb->buid; | |
807 | ||
808 | do { | |
809 | ret = rtas_call(ddw_restore_token, 3, 1, NULL, cfg_addr, | |
810 | BUID_HI(buid), BUID_LO(buid)); | |
811 | } while (rtas_busy_delay(ret)); | |
812 | pr_info("ibm,reset-pe-dma-windows(%x) %x %x %x returned %d\n", | |
813 | ddw_restore_token, cfg_addr, BUID_HI(buid), BUID_LO(buid), ret); | |
814 | } | |
815 | ||
c8566780 | 816 | static int find_existing_ddw_windows(void) |
4e8b0cf4 | 817 | { |
c8566780 | 818 | struct device_node *pdn; |
4e8b0cf4 | 819 | const struct dynamic_dma_window_prop *direct64; |
14b6f00f | 820 | const u32 *ddw_extensions; |
4e8b0cf4 | 821 | |
c8566780 MM |
822 | if (!firmware_has_feature(FW_FEATURE_LPAR)) |
823 | return 0; | |
824 | ||
825 | for_each_node_with_property(pdn, DIRECT64_PROPNAME) { | |
14b6f00f | 826 | direct64 = of_get_property(pdn, DIRECT64_PROPNAME, NULL); |
c8566780 MM |
827 | if (!direct64) |
828 | continue; | |
829 | ||
14b6f00f NA |
830 | /* |
831 | * We need to ensure the IOMMU table is active when we | |
832 | * return from the IOMMU setup so that the common code | |
833 | * can clear the table or find the holes. To that end, | |
834 | * first, remove any existing DDW configuration. | |
835 | */ | |
836 | remove_ddw(pdn); | |
c8566780 | 837 | |
14b6f00f NA |
838 | /* |
839 | * Second, if we are running on a new enough level of | |
840 | * firmware where the restore API is present, use it to | |
841 | * restore the 32-bit window, which was removed in | |
842 | * create_ddw. | |
843 | * If the API is not present, then create_ddw couldn't | |
844 | * have removed the 32-bit window in the first place, so | |
845 | * removing the DDW configuration should be sufficient. | |
846 | */ | |
847 | ddw_extensions = of_get_property(pdn, "ibm,ddw-extensions", | |
848 | NULL); | |
849 | if (ddw_extensions && ddw_extensions[0] > 0) | |
850 | __restore_default_window(of_node_to_eeh_dev(pdn), | |
851 | ddw_extensions[1]); | |
4e8b0cf4 NA |
852 | } |
853 | ||
c8566780 | 854 | return 0; |
4e8b0cf4 | 855 | } |
c8566780 | 856 | machine_arch_initcall(pseries, find_existing_ddw_windows); |
4e8b0cf4 | 857 | |
b73a635f | 858 | static int query_ddw(struct pci_dev *dev, const u32 *ddw_avail, |
4e8b0cf4 NA |
859 | struct ddw_query_response *query) |
860 | { | |
39baadbf | 861 | struct eeh_dev *edev; |
4e8b0cf4 NA |
862 | u32 cfg_addr; |
863 | u64 buid; | |
864 | int ret; | |
865 | ||
866 | /* | |
867 | * Get the config address and phb buid of the PE window. | |
868 | * Rely on eeh to retrieve this for us. | |
869 | * Retrieve them from the pci device, not the node with the | |
870 | * dma-window property | |
871 | */ | |
39baadbf GS |
872 | edev = pci_dev_to_eeh_dev(dev); |
873 | cfg_addr = edev->config_addr; | |
874 | if (edev->pe_config_addr) | |
875 | cfg_addr = edev->pe_config_addr; | |
876 | buid = edev->phb->buid; | |
877 | ||
b73a635f | 878 | ret = rtas_call(ddw_avail[0], 3, 5, (u32 *)query, |
4e8b0cf4 NA |
879 | cfg_addr, BUID_HI(buid), BUID_LO(buid)); |
880 | dev_info(&dev->dev, "ibm,query-pe-dma-windows(%x) %x %x %x" | |
b73a635f | 881 | " returned %d\n", ddw_avail[0], cfg_addr, BUID_HI(buid), |
4e8b0cf4 NA |
882 | BUID_LO(buid), ret); |
883 | return ret; | |
884 | } | |
885 | ||
b73a635f | 886 | static int create_ddw(struct pci_dev *dev, const u32 *ddw_avail, |
4e8b0cf4 NA |
887 | struct ddw_create_response *create, int page_shift, |
888 | int window_shift) | |
889 | { | |
39baadbf | 890 | struct eeh_dev *edev; |
4e8b0cf4 NA |
891 | u32 cfg_addr; |
892 | u64 buid; | |
893 | int ret; | |
894 | ||
895 | /* | |
896 | * Get the config address and phb buid of the PE window. | |
897 | * Rely on eeh to retrieve this for us. | |
898 | * Retrieve them from the pci device, not the node with the | |
899 | * dma-window property | |
900 | */ | |
39baadbf GS |
901 | edev = pci_dev_to_eeh_dev(dev); |
902 | cfg_addr = edev->config_addr; | |
903 | if (edev->pe_config_addr) | |
904 | cfg_addr = edev->pe_config_addr; | |
905 | buid = edev->phb->buid; | |
4e8b0cf4 NA |
906 | |
907 | do { | |
908 | /* extra outputs are LIOBN and dma-addr (hi, lo) */ | |
b73a635f | 909 | ret = rtas_call(ddw_avail[1], 5, 4, (u32 *)create, cfg_addr, |
4e8b0cf4 NA |
910 | BUID_HI(buid), BUID_LO(buid), page_shift, window_shift); |
911 | } while (rtas_busy_delay(ret)); | |
912 | dev_info(&dev->dev, | |
913 | "ibm,create-pe-dma-window(%x) %x %x %x %x %x returned %d " | |
b73a635f | 914 | "(liobn = 0x%x starting addr = %x %x)\n", ddw_avail[1], |
4e8b0cf4 NA |
915 | cfg_addr, BUID_HI(buid), BUID_LO(buid), page_shift, |
916 | window_shift, ret, create->liobn, create->addr_hi, create->addr_lo); | |
917 | ||
918 | return ret; | |
919 | } | |
920 | ||
61435690 NA |
921 | struct failed_ddw_pdn { |
922 | struct device_node *pdn; | |
923 | struct list_head list; | |
924 | }; | |
925 | ||
926 | static LIST_HEAD(failed_ddw_pdn_list); | |
927 | ||
4e8b0cf4 NA |
928 | /* |
929 | * If the PE supports dynamic dma windows, and there is space for a table | |
930 | * that can map all pages in a linear offset, then setup such a table, | |
931 | * and record the dma-offset in the struct device. | |
932 | * | |
933 | * dev: the pci device we are checking | |
934 | * pdn: the parent pe node with the ibm,dma_window property | |
935 | * Future: also check if we can remap the base window for our base page size | |
936 | * | |
937 | * returns the dma offset for use by dma_set_mask | |
938 | */ | |
939 | static u64 enable_ddw(struct pci_dev *dev, struct device_node *pdn) | |
940 | { | |
941 | int len, ret; | |
942 | struct ddw_query_response query; | |
943 | struct ddw_create_response create; | |
944 | int page_shift; | |
945 | u64 dma_addr, max_addr; | |
946 | struct device_node *dn; | |
b73a635f | 947 | const u32 *uninitialized_var(ddw_avail); |
4e8b0cf4 | 948 | struct direct_window *window; |
76730334 | 949 | struct property *win64; |
4e8b0cf4 | 950 | struct dynamic_dma_window_prop *ddwprop; |
61435690 | 951 | struct failed_ddw_pdn *fpdn; |
4e8b0cf4 NA |
952 | |
953 | mutex_lock(&direct_window_init_mutex); | |
954 | ||
b73a635f | 955 | dma_addr = find_existing_ddw(pdn); |
4e8b0cf4 NA |
956 | if (dma_addr != 0) |
957 | goto out_unlock; | |
958 | ||
61435690 NA |
959 | /* |
960 | * If we already went through this for a previous function of | |
961 | * the same device and failed, we don't want to muck with the | |
962 | * DMA window again, as it will race with in-flight operations | |
963 | * and can lead to EEHs. The above mutex protects access to the | |
964 | * list. | |
965 | */ | |
966 | list_for_each_entry(fpdn, &failed_ddw_pdn_list, list) { | |
967 | if (!strcmp(fpdn->pdn->full_name, pdn->full_name)) | |
968 | goto out_unlock; | |
969 | } | |
970 | ||
4e8b0cf4 NA |
971 | /* |
972 | * the ibm,ddw-applicable property holds the tokens for: | |
973 | * ibm,query-pe-dma-window | |
974 | * ibm,create-pe-dma-window | |
975 | * ibm,remove-pe-dma-window | |
976 | * for the given node in that order. | |
977 | * the property is actually in the parent, not the PE | |
978 | */ | |
b73a635f MM |
979 | ddw_avail = of_get_property(pdn, "ibm,ddw-applicable", &len); |
980 | if (!ddw_avail || len < 3 * sizeof(u32)) | |
ae69e1ed | 981 | goto out_failed; |
25ebc45b | 982 | |
ae69e1ed | 983 | /* |
4e8b0cf4 NA |
984 | * Query if there is a second window of size to map the |
985 | * whole partition. Query returns number of windows, largest | |
986 | * block assigned to PE (partition endpoint), and two bitmasks | |
987 | * of page sizes: supported and supported for migrate-dma. | |
988 | */ | |
989 | dn = pci_device_to_OF_node(dev); | |
b73a635f | 990 | ret = query_ddw(dev, ddw_avail, &query); |
4e8b0cf4 | 991 | if (ret != 0) |
ae69e1ed | 992 | goto out_failed; |
4e8b0cf4 NA |
993 | |
994 | if (query.windows_available == 0) { | |
995 | /* | |
996 | * no additional windows are available for this device. | |
997 | * We might be able to reallocate the existing window, | |
998 | * trading in for a larger page size. | |
999 | */ | |
1000 | dev_dbg(&dev->dev, "no free dynamic windows"); | |
ae69e1ed | 1001 | goto out_failed; |
4e8b0cf4 | 1002 | } |
df015604 | 1003 | if (be32_to_cpu(query.page_size) & 4) { |
4e8b0cf4 | 1004 | page_shift = 24; /* 16MB */ |
df015604 | 1005 | } else if (be32_to_cpu(query.page_size) & 2) { |
4e8b0cf4 | 1006 | page_shift = 16; /* 64kB */ |
df015604 | 1007 | } else if (be32_to_cpu(query.page_size) & 1) { |
4e8b0cf4 NA |
1008 | page_shift = 12; /* 4kB */ |
1009 | } else { | |
1010 | dev_dbg(&dev->dev, "no supported direct page size in mask %x", | |
1011 | query.page_size); | |
ae69e1ed | 1012 | goto out_failed; |
4e8b0cf4 NA |
1013 | } |
1014 | /* verify the window * number of ptes will map the partition */ | |
1015 | /* check largest block * page size > max memory hotplug addr */ | |
1016 | max_addr = memory_hotplug_max(); | |
df015604 | 1017 | if (be32_to_cpu(query.largest_available_block) < (max_addr >> page_shift)) { |
4e8b0cf4 NA |
1018 | dev_dbg(&dev->dev, "can't map partiton max 0x%llx with %u " |
1019 | "%llu-sized pages\n", max_addr, query.largest_available_block, | |
1020 | 1ULL << page_shift); | |
ae69e1ed | 1021 | goto out_failed; |
4e8b0cf4 NA |
1022 | } |
1023 | len = order_base_2(max_addr); | |
1024 | win64 = kzalloc(sizeof(struct property), GFP_KERNEL); | |
1025 | if (!win64) { | |
1026 | dev_info(&dev->dev, | |
1027 | "couldn't allocate property for 64bit dma window\n"); | |
ae69e1ed | 1028 | goto out_failed; |
4e8b0cf4 NA |
1029 | } |
1030 | win64->name = kstrdup(DIRECT64_PROPNAME, GFP_KERNEL); | |
1031 | win64->value = ddwprop = kmalloc(sizeof(*ddwprop), GFP_KERNEL); | |
76730334 | 1032 | win64->length = sizeof(*ddwprop); |
4e8b0cf4 NA |
1033 | if (!win64->name || !win64->value) { |
1034 | dev_info(&dev->dev, | |
1035 | "couldn't allocate property name and value\n"); | |
1036 | goto out_free_prop; | |
1037 | } | |
1038 | ||
b73a635f | 1039 | ret = create_ddw(dev, ddw_avail, &create, page_shift, len); |
4e8b0cf4 NA |
1040 | if (ret != 0) |
1041 | goto out_free_prop; | |
1042 | ||
df015604 | 1043 | ddwprop->liobn = create.liobn; |
4e8b0cf4 NA |
1044 | ddwprop->dma_base = cpu_to_be64(of_read_number(&create.addr_hi, 2)); |
1045 | ddwprop->tce_shift = cpu_to_be32(page_shift); | |
1046 | ddwprop->window_shift = cpu_to_be32(len); | |
1047 | ||
1048 | dev_dbg(&dev->dev, "created tce table LIOBN 0x%x for %s\n", | |
1049 | create.liobn, dn->full_name); | |
1050 | ||
1051 | window = kzalloc(sizeof(*window), GFP_KERNEL); | |
1052 | if (!window) | |
1053 | goto out_clear_window; | |
1054 | ||
1055 | ret = walk_system_ram_range(0, memblock_end_of_DRAM() >> PAGE_SHIFT, | |
1056 | win64->value, tce_setrange_multi_pSeriesLP_walk); | |
1057 | if (ret) { | |
1058 | dev_info(&dev->dev, "failed to map direct window for %s: %d\n", | |
1059 | dn->full_name, ret); | |
7a19081f | 1060 | goto out_free_window; |
4e8b0cf4 NA |
1061 | } |
1062 | ||
79d1c712 | 1063 | ret = of_add_property(pdn, win64); |
4e8b0cf4 NA |
1064 | if (ret) { |
1065 | dev_err(&dev->dev, "unable to add dma window property for %s: %d", | |
1066 | pdn->full_name, ret); | |
7a19081f | 1067 | goto out_free_window; |
4e8b0cf4 NA |
1068 | } |
1069 | ||
1070 | window->device = pdn; | |
1071 | window->prop = ddwprop; | |
1072 | spin_lock(&direct_window_list_lock); | |
1073 | list_add(&window->list, &direct_window_list); | |
1074 | spin_unlock(&direct_window_list_lock); | |
1075 | ||
1076 | dma_addr = of_read_number(&create.addr_hi, 2); | |
1077 | goto out_unlock; | |
1078 | ||
7a19081f JL |
1079 | out_free_window: |
1080 | kfree(window); | |
1081 | ||
4e8b0cf4 NA |
1082 | out_clear_window: |
1083 | remove_ddw(pdn); | |
1084 | ||
1085 | out_free_prop: | |
1086 | kfree(win64->name); | |
1087 | kfree(win64->value); | |
1088 | kfree(win64); | |
1089 | ||
ae69e1ed | 1090 | out_failed: |
25ebc45b | 1091 | |
61435690 NA |
1092 | fpdn = kzalloc(sizeof(*fpdn), GFP_KERNEL); |
1093 | if (!fpdn) | |
1094 | goto out_unlock; | |
1095 | fpdn->pdn = pdn; | |
1096 | list_add(&fpdn->list, &failed_ddw_pdn_list); | |
1097 | ||
4e8b0cf4 NA |
1098 | out_unlock: |
1099 | mutex_unlock(&direct_window_init_mutex); | |
1100 | return dma_addr; | |
1101 | } | |
1102 | ||
12d04eef | 1103 | static void pci_dma_dev_setup_pSeriesLP(struct pci_dev *dev) |
1da177e4 LT |
1104 | { |
1105 | struct device_node *pdn, *dn; | |
1106 | struct iommu_table *tbl; | |
2083f681 | 1107 | const __be32 *dma_window = NULL; |
1635317f | 1108 | struct pci_dn *pci; |
1da177e4 | 1109 | |
f7ebf352 | 1110 | pr_debug("pci_dma_dev_setup_pSeriesLP: %s\n", pci_name(dev)); |
12d04eef | 1111 | |
1da177e4 | 1112 | /* dev setup for LPAR is a little tricky, since the device tree might |
25985edc | 1113 | * contain the dma-window properties per-device and not necessarily |
1da177e4 LT |
1114 | * for the bus. So we need to search upwards in the tree until we |
1115 | * either hit a dma-window property, OR find a parent with a table | |
1116 | * already allocated. | |
1117 | */ | |
1118 | dn = pci_device_to_OF_node(dev); | |
f7ebf352 | 1119 | pr_debug(" node is %s\n", dn->full_name); |
5d2efba6 | 1120 | |
e07102db | 1121 | for (pdn = dn; pdn && PCI_DN(pdn) && !PCI_DN(pdn)->iommu_table; |
1635317f | 1122 | pdn = pdn->parent) { |
e2eb6392 | 1123 | dma_window = of_get_property(pdn, "ibm,dma-window", NULL); |
1da177e4 LT |
1124 | if (dma_window) |
1125 | break; | |
1126 | } | |
1127 | ||
650f7b3b LV |
1128 | if (!pdn || !PCI_DN(pdn)) { |
1129 | printk(KERN_WARNING "pci_dma_dev_setup_pSeriesLP: " | |
1130 | "no DMA window found for pci dev=%s dn=%s\n", | |
74a7f084 | 1131 | pci_name(dev), of_node_full_name(dn)); |
650f7b3b LV |
1132 | return; |
1133 | } | |
f7ebf352 | 1134 | pr_debug(" parent is %s\n", pdn->full_name); |
12d04eef | 1135 | |
e07102db | 1136 | pci = PCI_DN(pdn); |
1635317f | 1137 | if (!pci->iommu_table) { |
7aa241fd | 1138 | tbl = kzalloc_node(sizeof(struct iommu_table), GFP_KERNEL, |
ca1588e7 | 1139 | pci->phb->node); |
b8c49def | 1140 | iommu_table_setparms_lpar(pci->phb, pdn, tbl, dma_window); |
ca1588e7 | 1141 | pci->iommu_table = iommu_init_table(tbl, pci->phb->node); |
5b25199e | 1142 | iommu_register_group(tbl, pci_domain_nr(pci->phb->bus), 0); |
f7ebf352 | 1143 | pr_debug(" created table: %p\n", pci->iommu_table); |
de113217 | 1144 | } else { |
f7ebf352 | 1145 | pr_debug(" found DMA window, table: %p\n", pci->iommu_table); |
1da177e4 LT |
1146 | } |
1147 | ||
d905c5df | 1148 | set_iommu_table_base_and_group(&dev->dev, pci->iommu_table); |
1da177e4 | 1149 | } |
4e8b0cf4 NA |
1150 | |
1151 | static int dma_set_mask_pSeriesLP(struct device *dev, u64 dma_mask) | |
1152 | { | |
1153 | bool ddw_enabled = false; | |
1154 | struct device_node *pdn, *dn; | |
1155 | struct pci_dev *pdev; | |
2083f681 | 1156 | const __be32 *dma_window = NULL; |
4e8b0cf4 NA |
1157 | u64 dma_offset; |
1158 | ||
64ac822f | 1159 | if (!dev->dma_mask) |
4e8b0cf4 NA |
1160 | return -EIO; |
1161 | ||
64ac822f MM |
1162 | if (!dev_is_pci(dev)) |
1163 | goto check_mask; | |
1164 | ||
eb0dd411 NA |
1165 | pdev = to_pci_dev(dev); |
1166 | ||
4e8b0cf4 NA |
1167 | /* only attempt to use a new window if 64-bit DMA is requested */ |
1168 | if (!disable_ddw && dma_mask == DMA_BIT_MASK(64)) { | |
4e8b0cf4 NA |
1169 | dn = pci_device_to_OF_node(pdev); |
1170 | dev_dbg(dev, "node is %s\n", dn->full_name); | |
1171 | ||
1172 | /* | |
1173 | * the device tree might contain the dma-window properties | |
25985edc | 1174 | * per-device and not necessarily for the bus. So we need to |
4e8b0cf4 NA |
1175 | * search upwards in the tree until we either hit a dma-window |
1176 | * property, OR find a parent with a table already allocated. | |
1177 | */ | |
1178 | for (pdn = dn; pdn && PCI_DN(pdn) && !PCI_DN(pdn)->iommu_table; | |
1179 | pdn = pdn->parent) { | |
1180 | dma_window = of_get_property(pdn, "ibm,dma-window", NULL); | |
1181 | if (dma_window) | |
1182 | break; | |
1183 | } | |
1184 | if (pdn && PCI_DN(pdn)) { | |
1185 | dma_offset = enable_ddw(pdev, pdn); | |
1186 | if (dma_offset != 0) { | |
1187 | dev_info(dev, "Using 64-bit direct DMA at offset %llx\n", dma_offset); | |
1188 | set_dma_offset(dev, dma_offset); | |
1189 | set_dma_ops(dev, &dma_direct_ops); | |
1190 | ddw_enabled = true; | |
1191 | } | |
1192 | } | |
1193 | } | |
1194 | ||
64ac822f MM |
1195 | /* fall back on iommu ops, restore table pointer with ops */ |
1196 | if (!ddw_enabled && get_dma_ops(dev) != &dma_iommu_ops) { | |
1197 | dev_info(dev, "Restoring 32-bit DMA via iommu\n"); | |
4e8b0cf4 | 1198 | set_dma_ops(dev, &dma_iommu_ops); |
eb0dd411 | 1199 | pci_dma_dev_setup_pSeriesLP(pdev); |
4e8b0cf4 NA |
1200 | } |
1201 | ||
64ac822f MM |
1202 | check_mask: |
1203 | if (!dma_supported(dev, dma_mask)) | |
1204 | return -EIO; | |
1205 | ||
4e8b0cf4 NA |
1206 | *dev->dma_mask = dma_mask; |
1207 | return 0; | |
1208 | } | |
1209 | ||
6a5c7be5 MM |
1210 | static u64 dma_get_required_mask_pSeriesLP(struct device *dev) |
1211 | { | |
1212 | if (!dev->dma_mask) | |
1213 | return 0; | |
1214 | ||
1215 | if (!disable_ddw && dev_is_pci(dev)) { | |
1216 | struct pci_dev *pdev = to_pci_dev(dev); | |
1217 | struct device_node *dn; | |
1218 | ||
1219 | dn = pci_device_to_OF_node(pdev); | |
1220 | ||
1221 | /* search upwards for ibm,dma-window */ | |
1222 | for (; dn && PCI_DN(dn) && !PCI_DN(dn)->iommu_table; | |
1223 | dn = dn->parent) | |
1224 | if (of_get_property(dn, "ibm,dma-window", NULL)) | |
1225 | break; | |
1226 | /* if there is a ibm,ddw-applicable property require 64 bits */ | |
1227 | if (dn && PCI_DN(dn) && | |
1228 | of_get_property(dn, "ibm,ddw-applicable", NULL)) | |
1229 | return DMA_BIT_MASK(64); | |
1230 | } | |
1231 | ||
d24f9c69 | 1232 | return dma_iommu_ops.get_required_mask(dev); |
6a5c7be5 MM |
1233 | } |
1234 | ||
bed59275 SR |
1235 | #else /* CONFIG_PCI */ |
1236 | #define pci_dma_bus_setup_pSeries NULL | |
1237 | #define pci_dma_dev_setup_pSeries NULL | |
1238 | #define pci_dma_bus_setup_pSeriesLP NULL | |
1239 | #define pci_dma_dev_setup_pSeriesLP NULL | |
4e8b0cf4 | 1240 | #define dma_set_mask_pSeriesLP NULL |
6a5c7be5 | 1241 | #define dma_get_required_mask_pSeriesLP NULL |
bed59275 SR |
1242 | #endif /* !CONFIG_PCI */ |
1243 | ||
4e8b0cf4 NA |
1244 | static int iommu_mem_notifier(struct notifier_block *nb, unsigned long action, |
1245 | void *data) | |
1246 | { | |
1247 | struct direct_window *window; | |
1248 | struct memory_notify *arg = data; | |
1249 | int ret = 0; | |
1250 | ||
1251 | switch (action) { | |
1252 | case MEM_GOING_ONLINE: | |
1253 | spin_lock(&direct_window_list_lock); | |
1254 | list_for_each_entry(window, &direct_window_list, list) { | |
1255 | ret |= tce_setrange_multi_pSeriesLP(arg->start_pfn, | |
1256 | arg->nr_pages, window->prop); | |
1257 | /* XXX log error */ | |
1258 | } | |
1259 | spin_unlock(&direct_window_list_lock); | |
1260 | break; | |
1261 | case MEM_CANCEL_ONLINE: | |
1262 | case MEM_OFFLINE: | |
1263 | spin_lock(&direct_window_list_lock); | |
1264 | list_for_each_entry(window, &direct_window_list, list) { | |
1265 | ret |= tce_clearrange_multi_pSeriesLP(arg->start_pfn, | |
1266 | arg->nr_pages, window->prop); | |
1267 | /* XXX log error */ | |
1268 | } | |
1269 | spin_unlock(&direct_window_list_lock); | |
1270 | break; | |
1271 | default: | |
1272 | break; | |
1273 | } | |
1274 | if (ret && action != MEM_CANCEL_ONLINE) | |
1275 | return NOTIFY_BAD; | |
1276 | ||
1277 | return NOTIFY_OK; | |
1278 | } | |
1279 | ||
1280 | static struct notifier_block iommu_mem_nb = { | |
1281 | .notifier_call = iommu_mem_notifier, | |
1282 | }; | |
1283 | ||
bed59275 SR |
1284 | static int iommu_reconfig_notifier(struct notifier_block *nb, unsigned long action, void *node) |
1285 | { | |
1286 | int err = NOTIFY_OK; | |
1287 | struct device_node *np = node; | |
1288 | struct pci_dn *pci = PCI_DN(np); | |
4e8b0cf4 | 1289 | struct direct_window *window; |
bed59275 SR |
1290 | |
1291 | switch (action) { | |
1cf3d8b3 | 1292 | case OF_RECONFIG_DETACH_NODE: |
71cf1def | 1293 | remove_ddw(np); |
7372cfb8 | 1294 | if (pci && pci->iommu_table) |
68d315f5 | 1295 | iommu_free_table(pci->iommu_table, np->full_name); |
4e8b0cf4 NA |
1296 | |
1297 | spin_lock(&direct_window_list_lock); | |
1298 | list_for_each_entry(window, &direct_window_list, list) { | |
1299 | if (window->device == np) { | |
1300 | list_del(&window->list); | |
1301 | kfree(window); | |
1302 | break; | |
1303 | } | |
1304 | } | |
1305 | spin_unlock(&direct_window_list_lock); | |
bed59275 SR |
1306 | break; |
1307 | default: | |
1308 | err = NOTIFY_DONE; | |
1309 | break; | |
1310 | } | |
1311 | return err; | |
1312 | } | |
1313 | ||
1314 | static struct notifier_block iommu_reconfig_nb = { | |
1315 | .notifier_call = iommu_reconfig_notifier, | |
1316 | }; | |
1da177e4 | 1317 | |
1da177e4 LT |
1318 | /* These are called very early. */ |
1319 | void iommu_init_early_pSeries(void) | |
1320 | { | |
a8daac8a | 1321 | if (of_chosen && of_get_property(of_chosen, "linux,iommu-off", NULL)) |
1da177e4 | 1322 | return; |
1da177e4 | 1323 | |
57cfb814 | 1324 | if (firmware_has_feature(FW_FEATURE_LPAR)) { |
1ababe11 | 1325 | if (firmware_has_feature(FW_FEATURE_MULTITCE)) { |
1da177e4 LT |
1326 | ppc_md.tce_build = tce_buildmulti_pSeriesLP; |
1327 | ppc_md.tce_free = tce_freemulti_pSeriesLP; | |
1328 | } else { | |
1329 | ppc_md.tce_build = tce_build_pSeriesLP; | |
1330 | ppc_md.tce_free = tce_free_pSeriesLP; | |
1331 | } | |
5f50867b | 1332 | ppc_md.tce_get = tce_get_pSeriesLP; |
12d04eef BH |
1333 | ppc_md.pci_dma_bus_setup = pci_dma_bus_setup_pSeriesLP; |
1334 | ppc_md.pci_dma_dev_setup = pci_dma_dev_setup_pSeriesLP; | |
4e8b0cf4 | 1335 | ppc_md.dma_set_mask = dma_set_mask_pSeriesLP; |
6a5c7be5 | 1336 | ppc_md.dma_get_required_mask = dma_get_required_mask_pSeriesLP; |
1da177e4 LT |
1337 | } else { |
1338 | ppc_md.tce_build = tce_build_pSeries; | |
1339 | ppc_md.tce_free = tce_free_pSeries; | |
5f50867b | 1340 | ppc_md.tce_get = tce_get_pseries; |
12d04eef BH |
1341 | ppc_md.pci_dma_bus_setup = pci_dma_bus_setup_pSeries; |
1342 | ppc_md.pci_dma_dev_setup = pci_dma_dev_setup_pSeries; | |
1da177e4 LT |
1343 | } |
1344 | ||
1345 | ||
1cf3d8b3 | 1346 | of_reconfig_notifier_register(&iommu_reconfig_nb); |
4e8b0cf4 | 1347 | register_memory_notifier(&iommu_mem_nb); |
1da177e4 | 1348 | |
98747770 | 1349 | set_pci_dma_ops(&dma_iommu_ops); |
1da177e4 LT |
1350 | } |
1351 | ||
4e89a2d8 WS |
1352 | static int __init disable_multitce(char *str) |
1353 | { | |
1354 | if (strcmp(str, "off") == 0 && | |
1355 | firmware_has_feature(FW_FEATURE_LPAR) && | |
1356 | firmware_has_feature(FW_FEATURE_MULTITCE)) { | |
1357 | printk(KERN_INFO "Disabling MULTITCE firmware feature\n"); | |
1358 | ppc_md.tce_build = tce_build_pSeriesLP; | |
1359 | ppc_md.tce_free = tce_free_pSeriesLP; | |
1360 | powerpc_firmware_features &= ~FW_FEATURE_MULTITCE; | |
1361 | } | |
1362 | return 1; | |
1363 | } | |
1364 | ||
1365 | __setup("multitce=", disable_multitce); |