]>
Commit | Line | Data |
---|---|---|
b0c110b4 VB |
1 | /* |
2 | * General Purpose functions for the global management of the | |
3 | * 8260 Communication Processor Module. | |
4 | * Copyright (c) 1999-2001 Dan Malek <dan@embeddedalley.com> | |
5 | * Copyright (c) 2000 MontaVista Software, Inc (source@mvista.com) | |
6 | * 2.3.99 Updates | |
7 | * | |
8 | * 2006 (c) MontaVista Software, Inc. | |
9 | * Vitaly Bordug <vbordug@ru.mvista.com> | |
10 | * Merged to arch/powerpc from arch/ppc/syslib/cpm2_common.c | |
11 | * | |
12 | * This file is licensed under the terms of the GNU General Public License | |
13 | * version 2. This program is licensed "as is" without any warranty of any | |
14 | * kind, whether express or implied. | |
15 | */ | |
16 | ||
17 | /* | |
18 | * | |
19 | * In addition to the individual control of the communication | |
20 | * channels, there are a few functions that globally affect the | |
21 | * communication processor. | |
22 | * | |
23 | * Buffer descriptors must be allocated from the dual ported memory | |
24 | * space. The allocator for that is here. When the communication | |
25 | * process is reset, we reclaim the memory available. There is | |
26 | * currently no deallocator for this memory. | |
27 | */ | |
28 | #include <linux/errno.h> | |
29 | #include <linux/sched.h> | |
30 | #include <linux/kernel.h> | |
31 | #include <linux/param.h> | |
32 | #include <linux/string.h> | |
33 | #include <linux/mm.h> | |
34 | #include <linux/interrupt.h> | |
35 | #include <linux/module.h> | |
449012da SW |
36 | #include <linux/of.h> |
37 | ||
b0c110b4 VB |
38 | #include <asm/io.h> |
39 | #include <asm/irq.h> | |
40 | #include <asm/mpc8260.h> | |
41 | #include <asm/page.h> | |
42 | #include <asm/pgtable.h> | |
43 | #include <asm/cpm2.h> | |
44 | #include <asm/rheap.h> | |
45 | #include <asm/fs_pd.h> | |
46 | ||
47 | #include <sysdev/fsl_soc.h> | |
48 | ||
15f8c604 | 49 | #ifndef CONFIG_PPC_CPM_NEW_BINDING |
b0c110b4 | 50 | static void cpm2_dpinit(void); |
15f8c604 SW |
51 | #endif |
52 | ||
449012da | 53 | cpm_cpm2_t __iomem *cpmp; /* Pointer to comm processor space */ |
b0c110b4 VB |
54 | |
55 | /* We allocate this here because it is used almost exclusively for | |
56 | * the communication processor devices. | |
57 | */ | |
449012da | 58 | cpm2_map_t __iomem *cpm2_immr; |
b0c110b4 VB |
59 | |
60 | #define CPM_MAP_SIZE (0x40000) /* 256k - the PQ3 reserve this amount | |
61 | of space for CPM as it is larger | |
62 | than on PQ2 */ | |
63 | ||
cd2150bc | 64 | void __init cpm2_reset(void) |
b0c110b4 | 65 | { |
449012da SW |
66 | #ifdef CONFIG_PPC_85xx |
67 | cpm2_immr = ioremap(CPM_MAP_ADDR, CPM_MAP_SIZE); | |
68 | #else | |
69 | cpm2_immr = ioremap(get_immrbase(), CPM_MAP_SIZE); | |
70 | #endif | |
b0c110b4 VB |
71 | |
72 | /* Reclaim the DP memory for our use. | |
73 | */ | |
15f8c604 SW |
74 | #ifdef CONFIG_PPC_CPM_NEW_BINDING |
75 | cpm_muram_init(); | |
76 | #else | |
b0c110b4 | 77 | cpm2_dpinit(); |
15f8c604 | 78 | #endif |
b0c110b4 VB |
79 | |
80 | /* Tell everyone where the comm processor resides. | |
81 | */ | |
82 | cpmp = &cpm2_immr->im_cpm; | |
83 | } | |
84 | ||
362f9b6f JF |
85 | static DEFINE_SPINLOCK(cmd_lock); |
86 | ||
87 | #define MAX_CR_CMD_LOOPS 10000 | |
88 | ||
89 | int cpm_command(u32 command, u8 opcode) | |
90 | { | |
91 | int i, ret; | |
92 | unsigned long flags; | |
93 | ||
94 | spin_lock_irqsave(&cmd_lock, flags); | |
95 | ||
96 | ret = 0; | |
97 | out_be32(&cpmp->cp_cpcr, command | opcode | CPM_CR_FLG); | |
98 | for (i = 0; i < MAX_CR_CMD_LOOPS; i++) | |
99 | if ((in_be32(&cpmp->cp_cpcr) & CPM_CR_FLG) == 0) | |
100 | goto out; | |
101 | ||
102 | printk(KERN_ERR "%s(): Not able to issue CPM command\n", __FUNCTION__); | |
103 | ret = -EIO; | |
104 | out: | |
105 | spin_unlock_irqrestore(&cmd_lock, flags); | |
106 | return ret; | |
107 | } | |
108 | EXPORT_SYMBOL(cpm_command); | |
109 | ||
b0c110b4 VB |
110 | /* Set a baud rate generator. This needs lots of work. There are |
111 | * eight BRGs, which can be connected to the CPM channels or output | |
112 | * as clocks. The BRGs are in two different block of internal | |
113 | * memory mapped space. | |
114 | * The baud rate clock is the system clock divided by something. | |
115 | * It was set up long ago during the initial boot phase and is | |
116 | * is given to us. | |
117 | * Baud rate clocks are zero-based in the driver code (as that maps | |
118 | * to port numbers). Documentation uses 1-based numbering. | |
119 | */ | |
120 | #define BRG_INT_CLK (get_brgfreq()) | |
121 | #define BRG_UART_CLK (BRG_INT_CLK/16) | |
122 | ||
123 | /* This function is used by UARTS, or anything else that uses a 16x | |
124 | * oversampled clock. | |
125 | */ | |
126 | void | |
127 | cpm_setbrg(uint brg, uint rate) | |
128 | { | |
449012da | 129 | u32 __iomem *bp; |
b0c110b4 VB |
130 | |
131 | /* This is good enough to get SMCs running..... | |
132 | */ | |
133 | if (brg < 4) { | |
fc8e50e3 | 134 | bp = cpm2_map_size(im_brgc1, 16); |
b0c110b4 | 135 | } else { |
fc8e50e3 | 136 | bp = cpm2_map_size(im_brgc5, 16); |
b0c110b4 VB |
137 | brg -= 4; |
138 | } | |
139 | bp += brg; | |
83fcdb4b | 140 | out_be32(bp, (((BRG_UART_CLK / rate) - 1) << 1) | CPM_BRG_EN); |
fc8e50e3 VB |
141 | |
142 | cpm2_unmap(bp); | |
b0c110b4 VB |
143 | } |
144 | ||
145 | /* This function is used to set high speed synchronous baud rate | |
146 | * clocks. | |
147 | */ | |
148 | void | |
149 | cpm2_fastbrg(uint brg, uint rate, int div16) | |
150 | { | |
449012da SW |
151 | u32 __iomem *bp; |
152 | u32 val; | |
b0c110b4 VB |
153 | |
154 | if (brg < 4) { | |
fc8e50e3 | 155 | bp = cpm2_map_size(im_brgc1, 16); |
b0c110b4 VB |
156 | } |
157 | else { | |
fc8e50e3 | 158 | bp = cpm2_map_size(im_brgc5, 16); |
b0c110b4 VB |
159 | brg -= 4; |
160 | } | |
161 | bp += brg; | |
449012da | 162 | val = ((BRG_INT_CLK / rate) << 1) | CPM_BRG_EN; |
b0c110b4 | 163 | if (div16) |
449012da | 164 | val |= CPM_BRG_DIV16; |
fc8e50e3 | 165 | |
449012da | 166 | out_be32(bp, val); |
fc8e50e3 | 167 | cpm2_unmap(bp); |
b0c110b4 VB |
168 | } |
169 | ||
d3465c92 VB |
170 | int cpm2_clk_setup(enum cpm_clk_target target, int clock, int mode) |
171 | { | |
172 | int ret = 0; | |
173 | int shift; | |
174 | int i, bits = 0; | |
449012da SW |
175 | cpmux_t __iomem *im_cpmux; |
176 | u32 __iomem *reg; | |
d3465c92 | 177 | u32 mask = 7; |
2652d4ec SW |
178 | |
179 | u8 clk_map[][3] = { | |
d3465c92 VB |
180 | {CPM_CLK_FCC1, CPM_BRG5, 0}, |
181 | {CPM_CLK_FCC1, CPM_BRG6, 1}, | |
182 | {CPM_CLK_FCC1, CPM_BRG7, 2}, | |
183 | {CPM_CLK_FCC1, CPM_BRG8, 3}, | |
184 | {CPM_CLK_FCC1, CPM_CLK9, 4}, | |
185 | {CPM_CLK_FCC1, CPM_CLK10, 5}, | |
186 | {CPM_CLK_FCC1, CPM_CLK11, 6}, | |
187 | {CPM_CLK_FCC1, CPM_CLK12, 7}, | |
188 | {CPM_CLK_FCC2, CPM_BRG5, 0}, | |
189 | {CPM_CLK_FCC2, CPM_BRG6, 1}, | |
190 | {CPM_CLK_FCC2, CPM_BRG7, 2}, | |
191 | {CPM_CLK_FCC2, CPM_BRG8, 3}, | |
192 | {CPM_CLK_FCC2, CPM_CLK13, 4}, | |
193 | {CPM_CLK_FCC2, CPM_CLK14, 5}, | |
194 | {CPM_CLK_FCC2, CPM_CLK15, 6}, | |
195 | {CPM_CLK_FCC2, CPM_CLK16, 7}, | |
196 | {CPM_CLK_FCC3, CPM_BRG5, 0}, | |
197 | {CPM_CLK_FCC3, CPM_BRG6, 1}, | |
198 | {CPM_CLK_FCC3, CPM_BRG7, 2}, | |
199 | {CPM_CLK_FCC3, CPM_BRG8, 3}, | |
200 | {CPM_CLK_FCC3, CPM_CLK13, 4}, | |
201 | {CPM_CLK_FCC3, CPM_CLK14, 5}, | |
202 | {CPM_CLK_FCC3, CPM_CLK15, 6}, | |
2652d4ec SW |
203 | {CPM_CLK_FCC3, CPM_CLK16, 7}, |
204 | {CPM_CLK_SCC1, CPM_BRG1, 0}, | |
205 | {CPM_CLK_SCC1, CPM_BRG2, 1}, | |
206 | {CPM_CLK_SCC1, CPM_BRG3, 2}, | |
207 | {CPM_CLK_SCC1, CPM_BRG4, 3}, | |
208 | {CPM_CLK_SCC1, CPM_CLK11, 4}, | |
209 | {CPM_CLK_SCC1, CPM_CLK12, 5}, | |
210 | {CPM_CLK_SCC1, CPM_CLK3, 6}, | |
211 | {CPM_CLK_SCC1, CPM_CLK4, 7}, | |
212 | {CPM_CLK_SCC2, CPM_BRG1, 0}, | |
213 | {CPM_CLK_SCC2, CPM_BRG2, 1}, | |
214 | {CPM_CLK_SCC2, CPM_BRG3, 2}, | |
215 | {CPM_CLK_SCC2, CPM_BRG4, 3}, | |
216 | {CPM_CLK_SCC2, CPM_CLK11, 4}, | |
217 | {CPM_CLK_SCC2, CPM_CLK12, 5}, | |
218 | {CPM_CLK_SCC2, CPM_CLK3, 6}, | |
219 | {CPM_CLK_SCC2, CPM_CLK4, 7}, | |
220 | {CPM_CLK_SCC3, CPM_BRG1, 0}, | |
221 | {CPM_CLK_SCC3, CPM_BRG2, 1}, | |
222 | {CPM_CLK_SCC3, CPM_BRG3, 2}, | |
223 | {CPM_CLK_SCC3, CPM_BRG4, 3}, | |
224 | {CPM_CLK_SCC3, CPM_CLK5, 4}, | |
225 | {CPM_CLK_SCC3, CPM_CLK6, 5}, | |
226 | {CPM_CLK_SCC3, CPM_CLK7, 6}, | |
227 | {CPM_CLK_SCC3, CPM_CLK8, 7}, | |
228 | {CPM_CLK_SCC4, CPM_BRG1, 0}, | |
229 | {CPM_CLK_SCC4, CPM_BRG2, 1}, | |
230 | {CPM_CLK_SCC4, CPM_BRG3, 2}, | |
231 | {CPM_CLK_SCC4, CPM_BRG4, 3}, | |
232 | {CPM_CLK_SCC4, CPM_CLK5, 4}, | |
233 | {CPM_CLK_SCC4, CPM_CLK6, 5}, | |
234 | {CPM_CLK_SCC4, CPM_CLK7, 6}, | |
235 | {CPM_CLK_SCC4, CPM_CLK8, 7}, | |
236 | }; | |
d3465c92 VB |
237 | |
238 | im_cpmux = cpm2_map(im_cpmux); | |
239 | ||
240 | switch (target) { | |
241 | case CPM_CLK_SCC1: | |
242 | reg = &im_cpmux->cmx_scr; | |
243 | shift = 24; | |
244 | case CPM_CLK_SCC2: | |
245 | reg = &im_cpmux->cmx_scr; | |
246 | shift = 16; | |
247 | break; | |
248 | case CPM_CLK_SCC3: | |
249 | reg = &im_cpmux->cmx_scr; | |
250 | shift = 8; | |
251 | break; | |
252 | case CPM_CLK_SCC4: | |
253 | reg = &im_cpmux->cmx_scr; | |
254 | shift = 0; | |
255 | break; | |
256 | case CPM_CLK_FCC1: | |
257 | reg = &im_cpmux->cmx_fcr; | |
258 | shift = 24; | |
259 | break; | |
260 | case CPM_CLK_FCC2: | |
261 | reg = &im_cpmux->cmx_fcr; | |
262 | shift = 16; | |
263 | break; | |
264 | case CPM_CLK_FCC3: | |
265 | reg = &im_cpmux->cmx_fcr; | |
266 | shift = 8; | |
267 | break; | |
268 | default: | |
269 | printk(KERN_ERR "cpm2_clock_setup: invalid clock target\n"); | |
270 | return -EINVAL; | |
271 | } | |
272 | ||
273 | if (mode == CPM_CLK_RX) | |
4b218e9b | 274 | shift += 3; |
d3465c92 | 275 | |
2652d4ec | 276 | for (i = 0; i < ARRAY_SIZE(clk_map); i++) { |
d3465c92 VB |
277 | if (clk_map[i][0] == target && clk_map[i][1] == clock) { |
278 | bits = clk_map[i][2]; | |
279 | break; | |
280 | } | |
281 | } | |
2652d4ec | 282 | if (i == ARRAY_SIZE(clk_map)) |
d3465c92 VB |
283 | ret = -EINVAL; |
284 | ||
285 | bits <<= shift; | |
286 | mask <<= shift; | |
2652d4ec | 287 | |
d3465c92 VB |
288 | out_be32(reg, (in_be32(reg) & ~mask) | bits); |
289 | ||
290 | cpm2_unmap(im_cpmux); | |
291 | return ret; | |
292 | } | |
293 | ||
2652d4ec SW |
294 | int cpm2_smc_clk_setup(enum cpm_clk_target target, int clock) |
295 | { | |
296 | int ret = 0; | |
297 | int shift; | |
298 | int i, bits = 0; | |
299 | cpmux_t __iomem *im_cpmux; | |
300 | u8 __iomem *reg; | |
301 | u8 mask = 3; | |
302 | ||
303 | u8 clk_map[][3] = { | |
304 | {CPM_CLK_SMC1, CPM_BRG1, 0}, | |
305 | {CPM_CLK_SMC1, CPM_BRG7, 1}, | |
306 | {CPM_CLK_SMC1, CPM_CLK7, 2}, | |
307 | {CPM_CLK_SMC1, CPM_CLK9, 3}, | |
308 | {CPM_CLK_SMC2, CPM_BRG2, 0}, | |
309 | {CPM_CLK_SMC2, CPM_BRG8, 1}, | |
310 | {CPM_CLK_SMC2, CPM_CLK4, 2}, | |
311 | {CPM_CLK_SMC2, CPM_CLK15, 3}, | |
312 | }; | |
313 | ||
314 | im_cpmux = cpm2_map(im_cpmux); | |
315 | ||
316 | switch (target) { | |
317 | case CPM_CLK_SMC1: | |
318 | reg = &im_cpmux->cmx_smr; | |
319 | mask = 3; | |
320 | shift = 4; | |
321 | break; | |
322 | case CPM_CLK_SMC2: | |
323 | reg = &im_cpmux->cmx_smr; | |
324 | mask = 3; | |
325 | shift = 0; | |
326 | break; | |
327 | default: | |
328 | printk(KERN_ERR "cpm2_smc_clock_setup: invalid clock target\n"); | |
329 | return -EINVAL; | |
330 | } | |
331 | ||
332 | for (i = 0; i < ARRAY_SIZE(clk_map); i++) { | |
333 | if (clk_map[i][0] == target && clk_map[i][1] == clock) { | |
334 | bits = clk_map[i][2]; | |
335 | break; | |
336 | } | |
337 | } | |
338 | if (i == ARRAY_SIZE(clk_map)) | |
339 | ret = -EINVAL; | |
340 | ||
341 | bits <<= shift; | |
342 | mask <<= shift; | |
343 | ||
344 | out_8(reg, (in_8(reg) & ~mask) | bits); | |
345 | ||
346 | cpm2_unmap(im_cpmux); | |
347 | return ret; | |
348 | } | |
349 | ||
15f8c604 | 350 | #ifndef CONFIG_PPC_CPM_NEW_BINDING |
b0c110b4 VB |
351 | /* |
352 | * dpalloc / dpfree bits. | |
353 | */ | |
354 | static spinlock_t cpm_dpmem_lock; | |
355 | /* 16 blocks should be enough to satisfy all requests | |
356 | * until the memory subsystem goes up... */ | |
357 | static rh_block_t cpm_boot_dpmem_rh_block[16]; | |
358 | static rh_info_t cpm_dpmem_info; | |
449012da | 359 | static u8 __iomem *im_dprambase; |
b0c110b4 VB |
360 | |
361 | static void cpm2_dpinit(void) | |
362 | { | |
449012da | 363 | spin_lock_init(&cpm_dpmem_lock); |
fc8e50e3 | 364 | |
b0c110b4 VB |
365 | /* initialize the info header */ |
366 | rh_init(&cpm_dpmem_info, 1, | |
367 | sizeof(cpm_boot_dpmem_rh_block) / | |
368 | sizeof(cpm_boot_dpmem_rh_block[0]), | |
369 | cpm_boot_dpmem_rh_block); | |
370 | ||
15f8c604 SW |
371 | im_dprambase = cpm2_immr; |
372 | ||
b0c110b4 VB |
373 | /* Attach the usable dpmem area */ |
374 | /* XXX: This is actually crap. CPM_DATAONLY_BASE and | |
375 | * CPM_DATAONLY_SIZE is only a subset of the available dpram. It | |
376 | * varies with the processor and the microcode patches activated. | |
377 | * But the following should be at least safe. | |
378 | */ | |
15f8c604 | 379 | rh_attach_region(&cpm_dpmem_info, CPM_DATAONLY_BASE, CPM_DATAONLY_SIZE); |
b0c110b4 VB |
380 | } |
381 | ||
382 | /* This function returns an index into the DPRAM area. | |
383 | */ | |
4c35630c | 384 | unsigned long cpm_dpalloc(uint size, uint align) |
b0c110b4 | 385 | { |
4c35630c | 386 | unsigned long start; |
b0c110b4 VB |
387 | unsigned long flags; |
388 | ||
389 | spin_lock_irqsave(&cpm_dpmem_lock, flags); | |
390 | cpm_dpmem_info.alignment = align; | |
391 | start = rh_alloc(&cpm_dpmem_info, size, "commproc"); | |
392 | spin_unlock_irqrestore(&cpm_dpmem_lock, flags); | |
393 | ||
394 | return (uint)start; | |
395 | } | |
396 | EXPORT_SYMBOL(cpm_dpalloc); | |
397 | ||
4c35630c | 398 | int cpm_dpfree(unsigned long offset) |
b0c110b4 VB |
399 | { |
400 | int ret; | |
401 | unsigned long flags; | |
402 | ||
403 | spin_lock_irqsave(&cpm_dpmem_lock, flags); | |
4c35630c | 404 | ret = rh_free(&cpm_dpmem_info, offset); |
b0c110b4 VB |
405 | spin_unlock_irqrestore(&cpm_dpmem_lock, flags); |
406 | ||
407 | return ret; | |
408 | } | |
409 | EXPORT_SYMBOL(cpm_dpfree); | |
410 | ||
411 | /* not sure if this is ever needed */ | |
4c35630c | 412 | unsigned long cpm_dpalloc_fixed(unsigned long offset, uint size, uint align) |
b0c110b4 | 413 | { |
4c35630c | 414 | unsigned long start; |
b0c110b4 VB |
415 | unsigned long flags; |
416 | ||
417 | spin_lock_irqsave(&cpm_dpmem_lock, flags); | |
418 | cpm_dpmem_info.alignment = align; | |
4c35630c | 419 | start = rh_alloc_fixed(&cpm_dpmem_info, offset, size, "commproc"); |
b0c110b4 VB |
420 | spin_unlock_irqrestore(&cpm_dpmem_lock, flags); |
421 | ||
4c35630c | 422 | return start; |
b0c110b4 VB |
423 | } |
424 | EXPORT_SYMBOL(cpm_dpalloc_fixed); | |
425 | ||
426 | void cpm_dpdump(void) | |
427 | { | |
428 | rh_dump(&cpm_dpmem_info); | |
429 | } | |
430 | EXPORT_SYMBOL(cpm_dpdump); | |
431 | ||
4c35630c | 432 | void *cpm_dpram_addr(unsigned long offset) |
b0c110b4 | 433 | { |
fc8e50e3 | 434 | return (void *)(im_dprambase + offset); |
b0c110b4 VB |
435 | } |
436 | EXPORT_SYMBOL(cpm_dpram_addr); | |
15f8c604 | 437 | #endif /* !CONFIG_PPC_CPM_NEW_BINDING */ |
7f21f529 SW |
438 | |
439 | struct cpm2_ioports { | |
440 | u32 dir, par, sor, odr, dat; | |
441 | u32 res[3]; | |
442 | }; | |
443 | ||
444 | void cpm2_set_pin(int port, int pin, int flags) | |
445 | { | |
446 | struct cpm2_ioports __iomem *iop = | |
447 | (struct cpm2_ioports __iomem *)&cpm2_immr->im_ioport; | |
448 | ||
449 | pin = 1 << (31 - pin); | |
450 | ||
451 | if (flags & CPM_PIN_OUTPUT) | |
452 | setbits32(&iop[port].dir, pin); | |
453 | else | |
454 | clrbits32(&iop[port].dir, pin); | |
455 | ||
456 | if (!(flags & CPM_PIN_GPIO)) | |
457 | setbits32(&iop[port].par, pin); | |
458 | else | |
459 | clrbits32(&iop[port].par, pin); | |
460 | ||
461 | if (flags & CPM_PIN_SECONDARY) | |
462 | setbits32(&iop[port].sor, pin); | |
463 | else | |
464 | clrbits32(&iop[port].sor, pin); | |
465 | ||
466 | if (flags & CPM_PIN_OPENDRAIN) | |
467 | setbits32(&iop[port].odr, pin); | |
468 | else | |
469 | clrbits32(&iop[port].odr, pin); | |
470 | } |