]>
Commit | Line | Data |
---|---|---|
243e2511 BH |
1 | /* |
2 | * Copyright 2016,2017 IBM Corporation. | |
3 | * | |
4 | * This program is free software; you can redistribute it and/or | |
5 | * modify it under the terms of the GNU General Public License | |
6 | * as published by the Free Software Foundation; either version | |
7 | * 2 of the License, or (at your option) any later version. | |
8 | */ | |
9 | ||
10 | #define pr_fmt(fmt) "xive: " fmt | |
11 | ||
12 | #include <linux/types.h> | |
13 | #include <linux/irq.h> | |
14 | #include <linux/debugfs.h> | |
15 | #include <linux/smp.h> | |
16 | #include <linux/interrupt.h> | |
17 | #include <linux/seq_file.h> | |
18 | #include <linux/init.h> | |
19 | #include <linux/of.h> | |
20 | #include <linux/slab.h> | |
21 | #include <linux/spinlock.h> | |
22 | #include <linux/delay.h> | |
23 | #include <linux/cpumask.h> | |
24 | #include <linux/mm.h> | |
25 | ||
26 | #include <asm/prom.h> | |
27 | #include <asm/io.h> | |
28 | #include <asm/smp.h> | |
29 | #include <asm/irq.h> | |
30 | #include <asm/errno.h> | |
31 | #include <asm/xive.h> | |
32 | #include <asm/xive-regs.h> | |
33 | #include <asm/opal.h> | |
5af50993 | 34 | #include <asm/kvm_ppc.h> |
243e2511 BH |
35 | |
36 | #include "xive-internal.h" | |
37 | ||
38 | ||
39 | static u32 xive_provision_size; | |
40 | static u32 *xive_provision_chips; | |
41 | static u32 xive_provision_chip_count; | |
42 | static u32 xive_queue_shift; | |
43 | static u32 xive_pool_vps = XIVE_INVALID_VP; | |
44 | static struct kmem_cache *xive_provision_cache; | |
bf4159da | 45 | static bool xive_has_single_esc; |
243e2511 BH |
46 | |
47 | int xive_native_populate_irq_data(u32 hw_irq, struct xive_irq_data *data) | |
48 | { | |
49 | __be64 flags, eoi_page, trig_page; | |
50 | __be32 esb_shift, src_chip; | |
51 | u64 opal_flags; | |
52 | s64 rc; | |
53 | ||
54 | memset(data, 0, sizeof(*data)); | |
55 | ||
56 | rc = opal_xive_get_irq_info(hw_irq, &flags, &eoi_page, &trig_page, | |
57 | &esb_shift, &src_chip); | |
58 | if (rc) { | |
59 | pr_err("opal_xive_get_irq_info(0x%x) returned %lld\n", | |
60 | hw_irq, rc); | |
61 | return -EINVAL; | |
62 | } | |
63 | ||
64 | opal_flags = be64_to_cpu(flags); | |
65 | if (opal_flags & OPAL_XIVE_IRQ_STORE_EOI) | |
66 | data->flags |= XIVE_IRQ_FLAG_STORE_EOI; | |
67 | if (opal_flags & OPAL_XIVE_IRQ_LSI) | |
68 | data->flags |= XIVE_IRQ_FLAG_LSI; | |
69 | if (opal_flags & OPAL_XIVE_IRQ_SHIFT_BUG) | |
70 | data->flags |= XIVE_IRQ_FLAG_SHIFT_BUG; | |
71 | if (opal_flags & OPAL_XIVE_IRQ_MASK_VIA_FW) | |
72 | data->flags |= XIVE_IRQ_FLAG_MASK_FW; | |
73 | if (opal_flags & OPAL_XIVE_IRQ_EOI_VIA_FW) | |
74 | data->flags |= XIVE_IRQ_FLAG_EOI_FW; | |
75 | data->eoi_page = be64_to_cpu(eoi_page); | |
76 | data->trig_page = be64_to_cpu(trig_page); | |
77 | data->esb_shift = be32_to_cpu(esb_shift); | |
78 | data->src_chip = be32_to_cpu(src_chip); | |
79 | ||
80 | data->eoi_mmio = ioremap(data->eoi_page, 1u << data->esb_shift); | |
81 | if (!data->eoi_mmio) { | |
82 | pr_err("Failed to map EOI page for irq 0x%x\n", hw_irq); | |
83 | return -ENOMEM; | |
84 | } | |
85 | ||
c58a14a9 CLG |
86 | data->hw_irq = hw_irq; |
87 | ||
243e2511 BH |
88 | if (!data->trig_page) |
89 | return 0; | |
90 | if (data->trig_page == data->eoi_page) { | |
91 | data->trig_mmio = data->eoi_mmio; | |
92 | return 0; | |
93 | } | |
94 | ||
95 | data->trig_mmio = ioremap(data->trig_page, 1u << data->esb_shift); | |
96 | if (!data->trig_mmio) { | |
97 | pr_err("Failed to map trigger page for irq 0x%x\n", hw_irq); | |
98 | return -ENOMEM; | |
99 | } | |
100 | return 0; | |
101 | } | |
5af50993 | 102 | EXPORT_SYMBOL_GPL(xive_native_populate_irq_data); |
243e2511 BH |
103 | |
104 | int xive_native_configure_irq(u32 hw_irq, u32 target, u8 prio, u32 sw_irq) | |
105 | { | |
106 | s64 rc; | |
107 | ||
108 | for (;;) { | |
109 | rc = opal_xive_set_irq_config(hw_irq, target, prio, sw_irq); | |
110 | if (rc != OPAL_BUSY) | |
111 | break; | |
9c3250a1 | 112 | msleep(OPAL_BUSY_DELAY_MS); |
243e2511 BH |
113 | } |
114 | return rc == 0 ? 0 : -ENXIO; | |
115 | } | |
5af50993 BH |
116 | EXPORT_SYMBOL_GPL(xive_native_configure_irq); |
117 | ||
243e2511 BH |
118 | |
119 | /* This can be called multiple time to change a queue configuration */ | |
120 | int xive_native_configure_queue(u32 vp_id, struct xive_q *q, u8 prio, | |
121 | __be32 *qpage, u32 order, bool can_escalate) | |
122 | { | |
123 | s64 rc = 0; | |
124 | __be64 qeoi_page_be; | |
125 | __be32 esc_irq_be; | |
126 | u64 flags, qpage_phys; | |
127 | ||
128 | /* If there's an actual queue page, clean it */ | |
129 | if (order) { | |
130 | if (WARN_ON(!qpage)) | |
131 | return -EINVAL; | |
132 | qpage_phys = __pa(qpage); | |
133 | } else | |
134 | qpage_phys = 0; | |
135 | ||
136 | /* Initialize the rest of the fields */ | |
137 | q->msk = order ? ((1u << (order - 2)) - 1) : 0; | |
138 | q->idx = 0; | |
139 | q->toggle = 0; | |
140 | ||
141 | rc = opal_xive_get_queue_info(vp_id, prio, NULL, NULL, | |
142 | &qeoi_page_be, | |
143 | &esc_irq_be, | |
144 | NULL); | |
145 | if (rc) { | |
146 | pr_err("Error %lld getting queue info prio %d\n", rc, prio); | |
147 | rc = -EIO; | |
148 | goto fail; | |
149 | } | |
150 | q->eoi_phys = be64_to_cpu(qeoi_page_be); | |
151 | ||
152 | /* Default flags */ | |
153 | flags = OPAL_XIVE_EQ_ALWAYS_NOTIFY | OPAL_XIVE_EQ_ENABLED; | |
154 | ||
155 | /* Escalation needed ? */ | |
156 | if (can_escalate) { | |
157 | q->esc_irq = be32_to_cpu(esc_irq_be); | |
158 | flags |= OPAL_XIVE_EQ_ESCALATE; | |
159 | } | |
160 | ||
161 | /* Configure and enable the queue in HW */ | |
162 | for (;;) { | |
163 | rc = opal_xive_set_queue_info(vp_id, prio, qpage_phys, order, flags); | |
164 | if (rc != OPAL_BUSY) | |
165 | break; | |
9c3250a1 | 166 | msleep(OPAL_BUSY_DELAY_MS); |
243e2511 BH |
167 | } |
168 | if (rc) { | |
169 | pr_err("Error %lld setting queue for prio %d\n", rc, prio); | |
170 | rc = -EIO; | |
171 | } else { | |
172 | /* | |
173 | * KVM code requires all of the above to be visible before | |
174 | * q->qpage is set due to how it manages IPI EOIs | |
175 | */ | |
176 | wmb(); | |
177 | q->qpage = qpage; | |
178 | } | |
179 | fail: | |
180 | return rc; | |
181 | } | |
5af50993 | 182 | EXPORT_SYMBOL_GPL(xive_native_configure_queue); |
243e2511 BH |
183 | |
184 | static void __xive_native_disable_queue(u32 vp_id, struct xive_q *q, u8 prio) | |
185 | { | |
186 | s64 rc; | |
187 | ||
188 | /* Disable the queue in HW */ | |
189 | for (;;) { | |
190 | rc = opal_xive_set_queue_info(vp_id, prio, 0, 0, 0); | |
686978b1 | 191 | if (rc != OPAL_BUSY) |
243e2511 | 192 | break; |
9c3250a1 | 193 | msleep(OPAL_BUSY_DELAY_MS); |
243e2511 BH |
194 | } |
195 | if (rc) | |
196 | pr_err("Error %lld disabling queue for prio %d\n", rc, prio); | |
197 | } | |
198 | ||
199 | void xive_native_disable_queue(u32 vp_id, struct xive_q *q, u8 prio) | |
200 | { | |
201 | __xive_native_disable_queue(vp_id, q, prio); | |
202 | } | |
5af50993 | 203 | EXPORT_SYMBOL_GPL(xive_native_disable_queue); |
243e2511 BH |
204 | |
205 | static int xive_native_setup_queue(unsigned int cpu, struct xive_cpu *xc, u8 prio) | |
206 | { | |
207 | struct xive_q *q = &xc->queue[prio]; | |
243e2511 BH |
208 | __be32 *qpage; |
209 | ||
994ea2f4 CLG |
210 | qpage = xive_queue_page_alloc(cpu, xive_queue_shift); |
211 | if (IS_ERR(qpage)) | |
212 | return PTR_ERR(qpage); | |
213 | ||
243e2511 BH |
214 | return xive_native_configure_queue(get_hard_smp_processor_id(cpu), |
215 | q, prio, qpage, xive_queue_shift, false); | |
216 | } | |
217 | ||
218 | static void xive_native_cleanup_queue(unsigned int cpu, struct xive_cpu *xc, u8 prio) | |
219 | { | |
220 | struct xive_q *q = &xc->queue[prio]; | |
221 | unsigned int alloc_order; | |
222 | ||
223 | /* | |
224 | * We use the variant with no iounmap as this is called on exec | |
225 | * from an IPI and iounmap isn't safe | |
226 | */ | |
227 | __xive_native_disable_queue(get_hard_smp_processor_id(cpu), q, prio); | |
994ea2f4 | 228 | alloc_order = xive_alloc_order(xive_queue_shift); |
243e2511 BH |
229 | free_pages((unsigned long)q->qpage, alloc_order); |
230 | q->qpage = NULL; | |
231 | } | |
232 | ||
233 | static bool xive_native_match(struct device_node *node) | |
234 | { | |
235 | return of_device_is_compatible(node, "ibm,opal-xive-vc"); | |
236 | } | |
237 | ||
238 | #ifdef CONFIG_SMP | |
239 | static int xive_native_get_ipi(unsigned int cpu, struct xive_cpu *xc) | |
240 | { | |
243e2511 BH |
241 | s64 irq; |
242 | ||
243e2511 BH |
243 | /* Allocate an IPI and populate info about it */ |
244 | for (;;) { | |
8ac9e5bf | 245 | irq = opal_xive_allocate_irq(xc->chip_id); |
243e2511 | 246 | if (irq == OPAL_BUSY) { |
9c3250a1 | 247 | msleep(OPAL_BUSY_DELAY_MS); |
243e2511 BH |
248 | continue; |
249 | } | |
250 | if (irq < 0) { | |
251 | pr_err("Failed to allocate IPI on CPU %d\n", cpu); | |
252 | return -ENXIO; | |
253 | } | |
254 | xc->hw_ipi = irq; | |
255 | break; | |
256 | } | |
257 | return 0; | |
258 | } | |
5af50993 | 259 | #endif /* CONFIG_SMP */ |
243e2511 BH |
260 | |
261 | u32 xive_native_alloc_irq(void) | |
262 | { | |
263 | s64 rc; | |
264 | ||
265 | for (;;) { | |
266 | rc = opal_xive_allocate_irq(OPAL_XIVE_ANY_CHIP); | |
267 | if (rc != OPAL_BUSY) | |
268 | break; | |
9c3250a1 | 269 | msleep(OPAL_BUSY_DELAY_MS); |
243e2511 BH |
270 | } |
271 | if (rc < 0) | |
272 | return 0; | |
273 | return rc; | |
274 | } | |
5af50993 | 275 | EXPORT_SYMBOL_GPL(xive_native_alloc_irq); |
243e2511 BH |
276 | |
277 | void xive_native_free_irq(u32 irq) | |
278 | { | |
279 | for (;;) { | |
280 | s64 rc = opal_xive_free_irq(irq); | |
281 | if (rc != OPAL_BUSY) | |
282 | break; | |
9c3250a1 | 283 | msleep(OPAL_BUSY_DELAY_MS); |
243e2511 BH |
284 | } |
285 | } | |
5af50993 | 286 | EXPORT_SYMBOL_GPL(xive_native_free_irq); |
243e2511 | 287 | |
5af50993 | 288 | #ifdef CONFIG_SMP |
243e2511 BH |
289 | static void xive_native_put_ipi(unsigned int cpu, struct xive_cpu *xc) |
290 | { | |
291 | s64 rc; | |
292 | ||
293 | /* Free the IPI */ | |
294 | if (!xc->hw_ipi) | |
295 | return; | |
296 | for (;;) { | |
297 | rc = opal_xive_free_irq(xc->hw_ipi); | |
298 | if (rc == OPAL_BUSY) { | |
9c3250a1 | 299 | msleep(OPAL_BUSY_DELAY_MS); |
243e2511 BH |
300 | continue; |
301 | } | |
302 | xc->hw_ipi = 0; | |
303 | break; | |
304 | } | |
305 | } | |
306 | #endif /* CONFIG_SMP */ | |
307 | ||
308 | static void xive_native_shutdown(void) | |
309 | { | |
310 | /* Switch the XIVE to emulation mode */ | |
311 | opal_xive_reset(OPAL_XIVE_MODE_EMU); | |
312 | } | |
313 | ||
314 | /* | |
315 | * Perform an "ack" cycle on the current thread, thus | |
316 | * grabbing the pending active priorities and updating | |
317 | * the CPPR to the most favored one. | |
318 | */ | |
319 | static void xive_native_update_pending(struct xive_cpu *xc) | |
320 | { | |
321 | u8 he, cppr; | |
322 | u16 ack; | |
323 | ||
324 | /* Perform the acknowledge hypervisor to register cycle */ | |
325 | ack = be16_to_cpu(__raw_readw(xive_tima + TM_SPC_ACK_HV_REG)); | |
326 | ||
327 | /* Synchronize subsequent queue accesses */ | |
328 | mb(); | |
329 | ||
330 | /* | |
331 | * Grab the CPPR and the "HE" field which indicates the source | |
332 | * of the hypervisor interrupt (if any) | |
333 | */ | |
334 | cppr = ack & 0xff; | |
8a792262 | 335 | he = (ack >> 8) >> 6; |
243e2511 BH |
336 | switch(he) { |
337 | case TM_QW3_NSR_HE_NONE: /* Nothing to see here */ | |
338 | break; | |
339 | case TM_QW3_NSR_HE_PHYS: /* Physical thread interrupt */ | |
340 | if (cppr == 0xff) | |
341 | return; | |
342 | /* Mark the priority pending */ | |
343 | xc->pending_prio |= 1 << cppr; | |
344 | ||
345 | /* | |
346 | * A new interrupt should never have a CPPR less favored | |
347 | * than our current one. | |
348 | */ | |
349 | if (cppr >= xc->cppr) | |
350 | pr_err("CPU %d odd ack CPPR, got %d at %d\n", | |
351 | smp_processor_id(), cppr, xc->cppr); | |
352 | ||
353 | /* Update our idea of what the CPPR is */ | |
354 | xc->cppr = cppr; | |
355 | break; | |
356 | case TM_QW3_NSR_HE_POOL: /* HV Pool interrupt (unused) */ | |
357 | case TM_QW3_NSR_HE_LSI: /* Legacy FW LSI (unused) */ | |
358 | pr_err("CPU %d got unexpected interrupt type HE=%d\n", | |
359 | smp_processor_id(), he); | |
360 | return; | |
361 | } | |
362 | } | |
363 | ||
364 | static void xive_native_eoi(u32 hw_irq) | |
365 | { | |
366 | /* | |
367 | * Not normally used except if specific interrupts need | |
368 | * a workaround on EOI. | |
369 | */ | |
370 | opal_int_eoi(hw_irq); | |
371 | } | |
372 | ||
373 | static void xive_native_setup_cpu(unsigned int cpu, struct xive_cpu *xc) | |
374 | { | |
375 | s64 rc; | |
376 | u32 vp; | |
377 | __be64 vp_cam_be; | |
378 | u64 vp_cam; | |
379 | ||
380 | if (xive_pool_vps == XIVE_INVALID_VP) | |
381 | return; | |
382 | ||
b32e56e5 BH |
383 | /* Check if pool VP already active, if it is, pull it */ |
384 | if (in_be32(xive_tima + TM_QW2_HV_POOL + TM_WORD2) & TM_QW2W2_VP) | |
385 | in_be64(xive_tima + TM_SPC_PULL_POOL_CTX); | |
386 | ||
243e2511 | 387 | /* Enable the pool VP */ |
5af50993 | 388 | vp = xive_pool_vps + cpu; |
243e2511 BH |
389 | for (;;) { |
390 | rc = opal_xive_set_vp_info(vp, OPAL_XIVE_VP_ENABLED, 0); | |
391 | if (rc != OPAL_BUSY) | |
392 | break; | |
9c3250a1 | 393 | msleep(OPAL_BUSY_DELAY_MS); |
243e2511 BH |
394 | } |
395 | if (rc) { | |
396 | pr_err("Failed to enable pool VP on CPU %d\n", cpu); | |
397 | return; | |
398 | } | |
399 | ||
400 | /* Grab it's CAM value */ | |
401 | rc = opal_xive_get_vp_info(vp, NULL, &vp_cam_be, NULL, NULL); | |
402 | if (rc) { | |
403 | pr_err("Failed to get pool VP info CPU %d\n", cpu); | |
404 | return; | |
405 | } | |
406 | vp_cam = be64_to_cpu(vp_cam_be); | |
407 | ||
243e2511 | 408 | /* Push it on the CPU (set LSMFB to 0xff to skip backlog scan) */ |
243e2511 | 409 | out_be32(xive_tima + TM_QW2_HV_POOL + TM_WORD0, 0xff); |
dbc57402 | 410 | out_be32(xive_tima + TM_QW2_HV_POOL + TM_WORD2, TM_QW2W2_VP | vp_cam); |
243e2511 BH |
411 | } |
412 | ||
413 | static void xive_native_teardown_cpu(unsigned int cpu, struct xive_cpu *xc) | |
414 | { | |
415 | s64 rc; | |
416 | u32 vp; | |
417 | ||
418 | if (xive_pool_vps == XIVE_INVALID_VP) | |
419 | return; | |
420 | ||
421 | /* Pull the pool VP from the CPU */ | |
422 | in_be64(xive_tima + TM_SPC_PULL_POOL_CTX); | |
423 | ||
424 | /* Disable it */ | |
5af50993 | 425 | vp = xive_pool_vps + cpu; |
243e2511 BH |
426 | for (;;) { |
427 | rc = opal_xive_set_vp_info(vp, 0, 0); | |
428 | if (rc != OPAL_BUSY) | |
429 | break; | |
9c3250a1 | 430 | msleep(OPAL_BUSY_DELAY_MS); |
243e2511 BH |
431 | } |
432 | } | |
433 | ||
5af50993 | 434 | void xive_native_sync_source(u32 hw_irq) |
243e2511 BH |
435 | { |
436 | opal_xive_sync(XIVE_SYNC_EAS, hw_irq); | |
437 | } | |
5af50993 | 438 | EXPORT_SYMBOL_GPL(xive_native_sync_source); |
243e2511 | 439 | |
88ec6b93 CLG |
440 | void xive_native_sync_queue(u32 hw_irq) |
441 | { | |
442 | opal_xive_sync(XIVE_SYNC_QUEUE, hw_irq); | |
443 | } | |
444 | EXPORT_SYMBOL_GPL(xive_native_sync_queue); | |
445 | ||
243e2511 BH |
446 | static const struct xive_ops xive_native_ops = { |
447 | .populate_irq_data = xive_native_populate_irq_data, | |
448 | .configure_irq = xive_native_configure_irq, | |
449 | .setup_queue = xive_native_setup_queue, | |
450 | .cleanup_queue = xive_native_cleanup_queue, | |
451 | .match = xive_native_match, | |
452 | .shutdown = xive_native_shutdown, | |
453 | .update_pending = xive_native_update_pending, | |
454 | .eoi = xive_native_eoi, | |
455 | .setup_cpu = xive_native_setup_cpu, | |
456 | .teardown_cpu = xive_native_teardown_cpu, | |
457 | .sync_source = xive_native_sync_source, | |
458 | #ifdef CONFIG_SMP | |
459 | .get_ipi = xive_native_get_ipi, | |
460 | .put_ipi = xive_native_put_ipi, | |
461 | #endif /* CONFIG_SMP */ | |
462 | .name = "native", | |
463 | }; | |
464 | ||
465 | static bool xive_parse_provisioning(struct device_node *np) | |
466 | { | |
467 | int rc; | |
468 | ||
469 | if (of_property_read_u32(np, "ibm,xive-provision-page-size", | |
470 | &xive_provision_size) < 0) | |
471 | return true; | |
472 | rc = of_property_count_elems_of_size(np, "ibm,xive-provision-chips", 4); | |
473 | if (rc < 0) { | |
474 | pr_err("Error %d getting provision chips array\n", rc); | |
475 | return false; | |
476 | } | |
477 | xive_provision_chip_count = rc; | |
478 | if (rc == 0) | |
479 | return true; | |
480 | ||
6396bb22 | 481 | xive_provision_chips = kcalloc(4, xive_provision_chip_count, |
243e2511 BH |
482 | GFP_KERNEL); |
483 | if (WARN_ON(!xive_provision_chips)) | |
484 | return false; | |
485 | ||
486 | rc = of_property_read_u32_array(np, "ibm,xive-provision-chips", | |
487 | xive_provision_chips, | |
488 | xive_provision_chip_count); | |
489 | if (rc < 0) { | |
490 | pr_err("Error %d reading provision chips array\n", rc); | |
491 | return false; | |
492 | } | |
493 | ||
494 | xive_provision_cache = kmem_cache_create("xive-provision", | |
495 | xive_provision_size, | |
496 | xive_provision_size, | |
497 | 0, NULL); | |
498 | if (!xive_provision_cache) { | |
499 | pr_err("Failed to allocate provision cache\n"); | |
500 | return false; | |
501 | } | |
502 | return true; | |
503 | } | |
504 | ||
5af50993 BH |
505 | static void xive_native_setup_pools(void) |
506 | { | |
507 | /* Allocate a pool big enough */ | |
9b130ad5 | 508 | pr_debug("XIVE: Allocating VP block for pool size %u\n", nr_cpu_ids); |
5af50993 BH |
509 | |
510 | xive_pool_vps = xive_native_alloc_vp_block(nr_cpu_ids); | |
511 | if (WARN_ON(xive_pool_vps == XIVE_INVALID_VP)) | |
512 | pr_err("XIVE: Failed to allocate pool VP, KVM might not function\n"); | |
513 | ||
9b130ad5 | 514 | pr_debug("XIVE: Pool VPs allocated at 0x%x for %u max CPUs\n", |
5af50993 BH |
515 | xive_pool_vps, nr_cpu_ids); |
516 | } | |
517 | ||
243e2511 BH |
518 | u32 xive_native_default_eq_shift(void) |
519 | { | |
520 | return xive_queue_shift; | |
521 | } | |
5af50993 | 522 | EXPORT_SYMBOL_GPL(xive_native_default_eq_shift); |
243e2511 | 523 | |
39e9af3d CLG |
524 | unsigned long xive_tima_os; |
525 | EXPORT_SYMBOL_GPL(xive_tima_os); | |
526 | ||
df4c7983 | 527 | bool __init xive_native_init(void) |
243e2511 BH |
528 | { |
529 | struct device_node *np; | |
530 | struct resource r; | |
531 | void __iomem *tima; | |
532 | struct property *prop; | |
533 | u8 max_prio = 7; | |
534 | const __be32 *p; | |
5af50993 | 535 | u32 val, cpu; |
243e2511 BH |
536 | s64 rc; |
537 | ||
538 | if (xive_cmdline_disabled) | |
539 | return false; | |
540 | ||
541 | pr_devel("xive_native_init()\n"); | |
542 | np = of_find_compatible_node(NULL, NULL, "ibm,opal-xive-pe"); | |
543 | if (!np) { | |
544 | pr_devel("not found !\n"); | |
545 | return false; | |
546 | } | |
b7c670d6 | 547 | pr_devel("Found %pOF\n", np); |
243e2511 BH |
548 | |
549 | /* Resource 1 is HV window */ | |
550 | if (of_address_to_resource(np, 1, &r)) { | |
551 | pr_err("Failed to get thread mgmnt area resource\n"); | |
552 | return false; | |
553 | } | |
554 | tima = ioremap(r.start, resource_size(&r)); | |
555 | if (!tima) { | |
556 | pr_err("Failed to map thread mgmnt area\n"); | |
557 | return false; | |
558 | } | |
559 | ||
560 | /* Read number of priorities */ | |
561 | if (of_property_read_u32(np, "ibm,xive-#priorities", &val) == 0) | |
562 | max_prio = val - 1; | |
563 | ||
564 | /* Iterate the EQ sizes and pick one */ | |
565 | of_property_for_each_u32(np, "ibm,xive-eq-sizes", prop, p, val) { | |
566 | xive_queue_shift = val; | |
567 | if (val == PAGE_SHIFT) | |
568 | break; | |
569 | } | |
570 | ||
bf4159da BH |
571 | /* Do we support single escalation */ |
572 | if (of_get_property(np, "single-escalation-support", NULL) != NULL) | |
573 | xive_has_single_esc = true; | |
574 | ||
5af50993 BH |
575 | /* Configure Thread Management areas for KVM */ |
576 | for_each_possible_cpu(cpu) | |
577 | kvmppc_set_xive_tima(cpu, r.start, tima); | |
578 | ||
39e9af3d CLG |
579 | /* Resource 2 is OS window */ |
580 | if (of_address_to_resource(np, 2, &r)) { | |
581 | pr_err("Failed to get thread mgmnt area resource\n"); | |
582 | return false; | |
583 | } | |
584 | ||
585 | xive_tima_os = r.start; | |
586 | ||
5af50993 | 587 | /* Grab size of provisionning pages */ |
243e2511 BH |
588 | xive_parse_provisioning(np); |
589 | ||
590 | /* Switch the XIVE to exploitation mode */ | |
591 | rc = opal_xive_reset(OPAL_XIVE_MODE_EXPL); | |
592 | if (rc) { | |
593 | pr_err("Switch to exploitation mode failed with error %lld\n", rc); | |
594 | return false; | |
595 | } | |
596 | ||
5af50993 BH |
597 | /* Setup some dummy HV pool VPs */ |
598 | xive_native_setup_pools(); | |
599 | ||
243e2511 BH |
600 | /* Initialize XIVE core with our backend */ |
601 | if (!xive_core_init(&xive_native_ops, tima, TM_QW3_HV_PHYS, | |
602 | max_prio)) { | |
603 | opal_xive_reset(OPAL_XIVE_MODE_EMU); | |
604 | return false; | |
605 | } | |
606 | pr_info("Using %dkB queues\n", 1 << (xive_queue_shift - 10)); | |
607 | return true; | |
608 | } | |
609 | ||
610 | static bool xive_native_provision_pages(void) | |
611 | { | |
612 | u32 i; | |
613 | void *p; | |
614 | ||
615 | for (i = 0; i < xive_provision_chip_count; i++) { | |
616 | u32 chip = xive_provision_chips[i]; | |
617 | ||
618 | /* | |
619 | * XXX TODO: Try to make the allocation local to the node where | |
620 | * the chip resides. | |
621 | */ | |
622 | p = kmem_cache_alloc(xive_provision_cache, GFP_KERNEL); | |
623 | if (!p) { | |
624 | pr_err("Failed to allocate provisioning page\n"); | |
625 | return false; | |
626 | } | |
627 | opal_xive_donate_page(chip, __pa(p)); | |
628 | } | |
629 | return true; | |
630 | } | |
631 | ||
632 | u32 xive_native_alloc_vp_block(u32 max_vcpus) | |
633 | { | |
634 | s64 rc; | |
635 | u32 order; | |
636 | ||
637 | order = fls(max_vcpus) - 1; | |
638 | if (max_vcpus > (1 << order)) | |
639 | order++; | |
640 | ||
89d8bb16 BH |
641 | pr_debug("VP block alloc, for max VCPUs %d use order %d\n", |
642 | max_vcpus, order); | |
243e2511 BH |
643 | |
644 | for (;;) { | |
645 | rc = opal_xive_alloc_vp_block(order); | |
646 | switch (rc) { | |
647 | case OPAL_BUSY: | |
9c3250a1 | 648 | msleep(OPAL_BUSY_DELAY_MS); |
243e2511 BH |
649 | break; |
650 | case OPAL_XIVE_PROVISIONING: | |
651 | if (!xive_native_provision_pages()) | |
652 | return XIVE_INVALID_VP; | |
653 | break; | |
654 | default: | |
655 | if (rc < 0) { | |
656 | pr_err("OPAL failed to allocate VCPUs order %d, err %lld\n", | |
657 | order, rc); | |
658 | return XIVE_INVALID_VP; | |
659 | } | |
660 | return rc; | |
661 | } | |
662 | } | |
663 | } | |
664 | EXPORT_SYMBOL_GPL(xive_native_alloc_vp_block); | |
665 | ||
666 | void xive_native_free_vp_block(u32 vp_base) | |
667 | { | |
668 | s64 rc; | |
669 | ||
670 | if (vp_base == XIVE_INVALID_VP) | |
671 | return; | |
672 | ||
673 | rc = opal_xive_free_vp_block(vp_base); | |
674 | if (rc < 0) | |
675 | pr_warn("OPAL error %lld freeing VP block\n", rc); | |
676 | } | |
677 | EXPORT_SYMBOL_GPL(xive_native_free_vp_block); | |
5af50993 | 678 | |
bf4159da | 679 | int xive_native_enable_vp(u32 vp_id, bool single_escalation) |
5af50993 BH |
680 | { |
681 | s64 rc; | |
bf4159da | 682 | u64 flags = OPAL_XIVE_VP_ENABLED; |
5af50993 | 683 | |
bf4159da BH |
684 | if (single_escalation) |
685 | flags |= OPAL_XIVE_VP_SINGLE_ESCALATION; | |
5af50993 | 686 | for (;;) { |
bf4159da | 687 | rc = opal_xive_set_vp_info(vp_id, flags, 0); |
5af50993 BH |
688 | if (rc != OPAL_BUSY) |
689 | break; | |
9c3250a1 | 690 | msleep(OPAL_BUSY_DELAY_MS); |
5af50993 BH |
691 | } |
692 | return rc ? -EIO : 0; | |
693 | } | |
694 | EXPORT_SYMBOL_GPL(xive_native_enable_vp); | |
695 | ||
696 | int xive_native_disable_vp(u32 vp_id) | |
697 | { | |
698 | s64 rc; | |
699 | ||
700 | for (;;) { | |
701 | rc = opal_xive_set_vp_info(vp_id, 0, 0); | |
702 | if (rc != OPAL_BUSY) | |
703 | break; | |
9c3250a1 | 704 | msleep(OPAL_BUSY_DELAY_MS); |
5af50993 BH |
705 | } |
706 | return rc ? -EIO : 0; | |
707 | } | |
708 | EXPORT_SYMBOL_GPL(xive_native_disable_vp); | |
709 | ||
710 | int xive_native_get_vp_info(u32 vp_id, u32 *out_cam_id, u32 *out_chip_id) | |
711 | { | |
712 | __be64 vp_cam_be; | |
713 | __be32 vp_chip_id_be; | |
714 | s64 rc; | |
715 | ||
716 | rc = opal_xive_get_vp_info(vp_id, NULL, &vp_cam_be, NULL, &vp_chip_id_be); | |
717 | if (rc) | |
718 | return -EIO; | |
719 | *out_cam_id = be64_to_cpu(vp_cam_be) & 0xffffffffu; | |
720 | *out_chip_id = be32_to_cpu(vp_chip_id_be); | |
721 | ||
722 | return 0; | |
723 | } | |
724 | EXPORT_SYMBOL_GPL(xive_native_get_vp_info); | |
bf4159da BH |
725 | |
726 | bool xive_native_has_single_escalation(void) | |
727 | { | |
728 | return xive_has_single_esc; | |
729 | } | |
730 | EXPORT_SYMBOL_GPL(xive_native_has_single_escalation); | |
88ec6b93 CLG |
731 | |
732 | int xive_native_get_queue_info(u32 vp_id, u32 prio, | |
733 | u64 *out_qpage, | |
734 | u64 *out_qsize, | |
735 | u64 *out_qeoi_page, | |
736 | u32 *out_escalate_irq, | |
737 | u64 *out_qflags) | |
738 | { | |
739 | __be64 qpage; | |
740 | __be64 qsize; | |
741 | __be64 qeoi_page; | |
742 | __be32 escalate_irq; | |
743 | __be64 qflags; | |
744 | s64 rc; | |
745 | ||
746 | rc = opal_xive_get_queue_info(vp_id, prio, &qpage, &qsize, | |
747 | &qeoi_page, &escalate_irq, &qflags); | |
748 | if (rc) { | |
749 | pr_err("OPAL failed to get queue info for VCPU %d/%d : %lld\n", | |
750 | vp_id, prio, rc); | |
751 | return -EIO; | |
752 | } | |
753 | ||
754 | if (out_qpage) | |
755 | *out_qpage = be64_to_cpu(qpage); | |
756 | if (out_qsize) | |
757 | *out_qsize = be32_to_cpu(qsize); | |
758 | if (out_qeoi_page) | |
759 | *out_qeoi_page = be64_to_cpu(qeoi_page); | |
760 | if (out_escalate_irq) | |
761 | *out_escalate_irq = be32_to_cpu(escalate_irq); | |
762 | if (out_qflags) | |
763 | *out_qflags = be64_to_cpu(qflags); | |
764 | ||
765 | return 0; | |
766 | } | |
767 | EXPORT_SYMBOL_GPL(xive_native_get_queue_info); | |
768 | ||
769 | int xive_native_get_queue_state(u32 vp_id, u32 prio, u32 *qtoggle, u32 *qindex) | |
770 | { | |
771 | __be32 opal_qtoggle; | |
772 | __be32 opal_qindex; | |
773 | s64 rc; | |
774 | ||
775 | rc = opal_xive_get_queue_state(vp_id, prio, &opal_qtoggle, | |
776 | &opal_qindex); | |
777 | if (rc) { | |
778 | pr_err("OPAL failed to get queue state for VCPU %d/%d : %lld\n", | |
779 | vp_id, prio, rc); | |
780 | return -EIO; | |
781 | } | |
782 | ||
783 | if (qtoggle) | |
784 | *qtoggle = be32_to_cpu(opal_qtoggle); | |
785 | if (qindex) | |
786 | *qindex = be32_to_cpu(opal_qindex); | |
787 | ||
788 | return 0; | |
789 | } | |
790 | EXPORT_SYMBOL_GPL(xive_native_get_queue_state); | |
791 | ||
792 | int xive_native_set_queue_state(u32 vp_id, u32 prio, u32 qtoggle, u32 qindex) | |
793 | { | |
794 | s64 rc; | |
795 | ||
796 | rc = opal_xive_set_queue_state(vp_id, prio, qtoggle, qindex); | |
797 | if (rc) { | |
798 | pr_err("OPAL failed to set queue state for VCPU %d/%d : %lld\n", | |
799 | vp_id, prio, rc); | |
800 | return -EIO; | |
801 | } | |
802 | ||
803 | return 0; | |
804 | } | |
805 | EXPORT_SYMBOL_GPL(xive_native_set_queue_state); | |
806 | ||
807 | int xive_native_get_vp_state(u32 vp_id, u64 *out_state) | |
808 | { | |
809 | __be64 state; | |
810 | s64 rc; | |
811 | ||
812 | rc = opal_xive_get_vp_state(vp_id, &state); | |
813 | if (rc) { | |
814 | pr_err("OPAL failed to get vp state for VCPU %d : %lld\n", | |
815 | vp_id, rc); | |
816 | return -EIO; | |
817 | } | |
818 | ||
819 | if (out_state) | |
820 | *out_state = be64_to_cpu(state); | |
821 | return 0; | |
822 | } | |
823 | EXPORT_SYMBOL_GPL(xive_native_get_vp_state); |