[mirror_ubuntu-artful-kernel.git] / arch / ppc64 / kernel / bpa_iommu.c

/*
 * IOMMU implementation for Broadband Processor Architecture
 * We just establish a linear mapping at boot by setting all the
 * IOPT cache entries in the CPU.
 * The mapping functions should be identical to pci_direct_iommu, 
 * except for the handling of the high order bit that is required
 * by the Spider bridge. These should be split into a separate
 * file at the point where we get a different bridge chip.
 *
 * Copyright (C) 2005 IBM Deutschland Entwicklung GmbH,
 *			 Arnd Bergmann <arndb@de.ibm.com>
 *
 * Based on linear mapping
 * Copyright (C) 2003 Benjamin Herrenschmidt (benh@kernel.crashing.org)
 *
 * This program is free software; you can redistribute it and/or
 * modify it under the terms of the GNU General Public License
 * as published by the Free Software Foundation; either version
 * 2 of the License, or (at your option) any later version.
 */

#undef DEBUG

#include <linux/kernel.h>
#include <linux/pci.h>
#include <linux/delay.h>
#include <linux/string.h>
#include <linux/init.h>
#include <linux/bootmem.h>
#include <linux/mm.h>
#include <linux/dma-mapping.h>

#include <asm/sections.h>
#include <asm/iommu.h>
#include <asm/io.h>
#include <asm/prom.h>
#include <asm/pci-bridge.h>
#include <asm/machdep.h>
#include <asm/pmac_feature.h>
#include <asm/abs_addr.h>
#include <asm/system.h>

#include "pci.h"
#include "bpa_iommu.h"

static inline unsigned long 
get_iopt_entry(unsigned long real_address, unsigned long ioid,
			 unsigned long prot)
{
	return (prot & IOPT_PROT_MASK)
	     | (IOPT_COHERENT)
	     | (IOPT_ORDER_VC)
	     | (real_address & IOPT_RPN_MASK)
	     | (ioid & IOPT_IOID_MASK);
}

typedef struct {
	unsigned long val;
} ioste;

static inline ioste
mk_ioste(unsigned long val)
{
	ioste ioste = { .val = val, };
	return ioste;
}

static inline ioste
get_iost_entry(unsigned long iopt_base, unsigned long io_address, unsigned page_size)
{
	unsigned long ps;
	unsigned long iostep;
	unsigned long nnpt;
	unsigned long shift;

	switch (page_size) {
	case 0x1000000:
		ps = IOST_PS_16M;
		nnpt = 0;  /* one page per segment */
		shift = 5; /* segment has 16 iopt entries */
		break;

	case 0x100000:
		ps = IOST_PS_1M;
		nnpt = 0;  /* one page per segment */
		shift = 1; /* segment has 256 iopt entries */
		break;

	case 0x10000:
		ps = IOST_PS_64K;
		nnpt = 0x07; /* 8 pages per io page table */
		shift = 0;   /* all entries are used */
		break;

	case 0x1000:
		ps = IOST_PS_4K;
		nnpt = 0x7f; /* 128 pages per io page table */
		shift = 0;   /* all entries are used */
		break;

	default: /* not a known compile time constant */
		BUILD_BUG_ON(1);
		break;
	}

	iostep = iopt_base +
			 /* need 8 bytes per iopte */
			(((io_address / page_size * 8)
			 /* align io page tables on 4k page boundaries */
				 << shift) 
			 /* nnpt+1 pages go into each iopt */
				 & ~(nnpt << 12));

	nnpt++; /* this seems to work, but the documentation is not clear
		   about wether we put nnpt or nnpt-1 into the ioste bits.
		   In theory, this can't work for 4k pages. */
	return mk_ioste(IOST_VALID_MASK
			| (iostep & IOST_PT_BASE_MASK)
			| ((nnpt << 5) & IOST_NNPT_MASK)
			| (ps & IOST_PS_MASK));
}

/* compute the address of an io pte */
static inline unsigned long
get_ioptep(ioste iost_entry, unsigned long io_address)
{
	unsigned long iopt_base;
	unsigned long page_size;
	unsigned long page_number;
	unsigned long iopt_offset;

	iopt_base = iost_entry.val & IOST_PT_BASE_MASK;
	page_size = iost_entry.val & IOST_PS_MASK;

	/* decode page size to compute page number */
	page_number = (io_address & 0x0fffffff) >> (10 + 2 * page_size);
	/* page number is an offset into the io page table */
	iopt_offset = (page_number << 3) & 0x7fff8ul;
	return iopt_base + iopt_offset;
}

/* compute the tag field of the iopt cache entry */
static inline unsigned long
get_ioc_tag(ioste iost_entry, unsigned long io_address)
{
	unsigned long iopte = get_ioptep(iost_entry, io_address);

	return IOPT_VALID_MASK
	     | ((iopte & 0x00000000000000ff8ul) >> 3)
	     | ((iopte & 0x0000003fffffc0000ul) >> 9);
}

/* compute the hashed 6 bit index for the 4-way associative pte cache */
static inline unsigned long
get_ioc_hash(ioste iost_entry, unsigned long io_address)
{
	unsigned long iopte = get_ioptep(iost_entry, io_address);

	return ((iopte & 0x000000000000001f8ul) >> 3)
	     ^ ((iopte & 0x00000000000020000ul) >> 17)
	     ^ ((iopte & 0x00000000000010000ul) >> 15)
	     ^ ((iopte & 0x00000000000008000ul) >> 13)
	     ^ ((iopte & 0x00000000000004000ul) >> 11)
	     ^ ((iopte & 0x00000000000002000ul) >> 9)
	     ^ ((iopte & 0x00000000000001000ul) >> 7);
}

/* same as above, but pretend that we have a simpler 1-way associative
   pte cache with an 8 bit index */
static inline unsigned long
get_ioc_hash_1way(ioste iost_entry, unsigned long io_address)
{
	unsigned long iopte = get_ioptep(iost_entry, io_address);

	return ((iopte & 0x000000000000001f8ul) >> 3)
	     ^ ((iopte & 0x00000000000020000ul) >> 17)
	     ^ ((iopte & 0x00000000000010000ul) >> 15)
	     ^ ((iopte & 0x00000000000008000ul) >> 13)
	     ^ ((iopte & 0x00000000000004000ul) >> 11)
	     ^ ((iopte & 0x00000000000002000ul) >> 9)
	     ^ ((iopte & 0x00000000000001000ul) >> 7)
	     ^ ((iopte & 0x0000000000000c000ul) >> 8);
}

static inline ioste
get_iost_cache(void __iomem *base, unsigned long index)
{
	unsigned long __iomem *p = (base + IOC_ST_CACHE_DIR);
	return mk_ioste(in_be64(&p[index]));
}

static inline void
set_iost_cache(void __iomem *base, unsigned long index, ioste ste)
{
	unsigned long __iomem *p = (base + IOC_ST_CACHE_DIR);
	pr_debug("ioste %02lx was %016lx, store %016lx", index,
			get_iost_cache(base, index).val, ste.val);
	out_be64(&p[index], ste.val);
	pr_debug(" now %016lx\n", get_iost_cache(base, index).val);
}

static inline unsigned long
get_iopt_cache(void __iomem *base, unsigned long index, unsigned long *tag)
{
	unsigned long __iomem *tags = (void *)(base + IOC_PT_CACHE_DIR);
	unsigned long __iomem *p = (void *)(base + IOC_PT_CACHE_REG);	

	*tag = tags[index];
	rmb();
	return *p;
}

static inline void
set_iopt_cache(void __iomem *base, unsigned long index,
		 unsigned long tag, unsigned long val)
{
	unsigned long __iomem *tags = base + IOC_PT_CACHE_DIR;
	unsigned long __iomem *p = base + IOC_PT_CACHE_REG;
	pr_debug("iopt %02lx was v%016lx/t%016lx, store v%016lx/t%016lx\n",
		index, get_iopt_cache(base, index, &oldtag), oldtag, val, tag);

	out_be64(p, val);
	out_be64(&tags[index], tag);
}

static inline void
set_iost_origin(void __iomem *base)
{
	unsigned long __iomem *p = base + IOC_ST_ORIGIN;
	unsigned long origin = IOSTO_ENABLE | IOSTO_SW;

	pr_debug("iost_origin %016lx, now %016lx\n", in_be64(p), origin);
	out_be64(p, origin);
}

static inline void
set_iocmd_config(void __iomem *base)
{
	unsigned long __iomem *p = base + 0xc00;
	unsigned long conf;

	conf = in_be64(p);
	pr_debug("iost_conf %016lx, now %016lx\n", conf, conf | IOCMD_CONF_TE);
	out_be64(p, conf | IOCMD_CONF_TE);
}

/* FIXME: get these from the device tree */
#define ioc_base	0x20000511000ull
#define ioc_mmio_base	0x20000510000ull
#define ioid		0x48a
#define iopt_phys_offset (- 0x20000000) /* We have a 512MB offset from the SB */
#define io_page_size	0x1000000

static unsigned long map_iopt_entry(unsigned long address)
{
	switch (address >> 20) {
	case 0x600:
		address = 0x24020000000ull; /* spider i/o */
		break;
	default:
		address += iopt_phys_offset;
		break;
	}

	return get_iopt_entry(address, ioid, IOPT_PROT_RW);
}

static void iommu_bus_setup_null(struct pci_bus *b) { }
static void iommu_dev_setup_null(struct pci_dev *d) { }

/* initialize the iommu to support a simple linear mapping
 * for each DMA window used by any device. For now, we
 * happen to know that there is only one DMA window in use,
 * starting at iopt_phys_offset. */
static void bpa_map_iommu(void)
{
	unsigned long address;
	void __iomem *base;
	ioste ioste;
	unsigned long index;

	base = __ioremap(ioc_base, 0x1000, _PAGE_NO_CACHE);
	pr_debug("%lx mapped to %p\n", ioc_base, base);
	set_iocmd_config(base);
	iounmap(base);

	base = __ioremap(ioc_mmio_base, 0x1000, _PAGE_NO_CACHE);
	pr_debug("%lx mapped to %p\n", ioc_mmio_base, base);

	set_iost_origin(base);

	for (address = 0; address < 0x100000000ul; address += io_page_size) {
		ioste = get_iost_entry(0x10000000000ul, address, io_page_size);
		if ((address & 0xfffffff) == 0) /* segment start */
			set_iost_cache(base, address >> 28, ioste);
		index = get_ioc_hash_1way(ioste, address);
		pr_debug("addr %08lx, index %02lx, ioste %016lx\n",
					 address, index, ioste.val);
		set_iopt_cache(base,
			get_ioc_hash_1way(ioste, address),
			get_ioc_tag(ioste, address),
			map_iopt_entry(address));
	}
	iounmap(base);
}


static void *bpa_alloc_coherent(struct device *hwdev, size_t size,
			   dma_addr_t *dma_handle, unsigned int __nocast flag)
{
	void *ret;

	ret = (void *)__get_free_pages(flag, get_order(size));
	if (ret != NULL) {
		memset(ret, 0, size);
		*dma_handle = virt_to_abs(ret) | BPA_DMA_VALID;
	}
	return ret;
}

static void bpa_free_coherent(struct device *hwdev, size_t size,
				 void *vaddr, dma_addr_t dma_handle)
{
	free_pages((unsigned long)vaddr, get_order(size));
}

static dma_addr_t bpa_map_single(struct device *hwdev, void *ptr,
		size_t size, enum dma_data_direction direction)
{
	return virt_to_abs(ptr) | BPA_DMA_VALID;
}

static void bpa_unmap_single(struct device *hwdev, dma_addr_t dma_addr,
		size_t size, enum dma_data_direction direction)
{
}

static int bpa_map_sg(struct device *hwdev, struct scatterlist *sg,
		int nents, enum dma_data_direction direction)
{
	int i;

	for (i = 0; i < nents; i++, sg++) {
		sg->dma_address = (page_to_phys(sg->page) + sg->offset)
					| BPA_DMA_VALID;
		sg->dma_length = sg->length;
	}

	return nents;
}

static void bpa_unmap_sg(struct device *hwdev, struct scatterlist *sg,
		int nents, enum dma_data_direction direction)
{
}

static int bpa_dma_supported(struct device *dev, u64 mask)
{
	return mask < 0x100000000ull;
}

void bpa_init_iommu(void)
{
	bpa_map_iommu();

	/* Direct I/O, IOMMU off */
	ppc_md.iommu_dev_setup = iommu_dev_setup_null;
	ppc_md.iommu_bus_setup = iommu_bus_setup_null;

	pci_dma_ops.alloc_coherent = bpa_alloc_coherent;
	pci_dma_ops.free_coherent = bpa_free_coherent;
	pci_dma_ops.map_single = bpa_map_single;
	pci_dma_ops.unmap_single = bpa_unmap_single;
	pci_dma_ops.map_sg = bpa_map_sg;
	pci_dma_ops.unmap_sg = bpa_unmap_sg;
	pci_dma_ops.dma_supported = bpa_dma_supported;
}
Commit	Line	Data
ae209cf1 AB	1	/*
	2	* IOMMU implementation for Broadband Processor Architecture
	3	* We just establish a linear mapping at boot by setting all the
	4	* IOPT cache entries in the CPU.
	5	* The mapping functions should be identical to pci_direct_iommu,
	6	* except for the handling of the high order bit that is required
	7	* by the Spider bridge. These should be split into a separate
	8	* file at the point where we get a different bridge chip.
	9	*
	10	* Copyright (C) 2005 IBM Deutschland Entwicklung GmbH,
	11	* Arnd Bergmann <arndb@de.ibm.com>
	12	*
	13	* Based on linear mapping
	14	* Copyright (C) 2003 Benjamin Herrenschmidt (benh@kernel.crashing.org)
	15	*
	16	* This program is free software; you can redistribute it and/or
	17	* modify it under the terms of the GNU General Public License
	18	* as published by the Free Software Foundation; either version
	19	* 2 of the License, or (at your option) any later version.
	20	*/
	21
	22	#undef DEBUG
	23
	24	#include <linux/kernel.h>
	25	#include <linux/pci.h>
	26	#include <linux/delay.h>
	27	#include <linux/string.h>
	28	#include <linux/init.h>
	29	#include <linux/bootmem.h>
	30	#include <linux/mm.h>
	31	#include <linux/dma-mapping.h>
	32
	33	#include <asm/sections.h>
	34	#include <asm/iommu.h>
	35	#include <asm/io.h>
	36	#include <asm/prom.h>
	37	#include <asm/pci-bridge.h>
	38	#include <asm/machdep.h>
	39	#include <asm/pmac_feature.h>
	40	#include <asm/abs_addr.h>
	41	#include <asm/system.h>
	42
	43	#include "pci.h"
	44	#include "bpa_iommu.h"
	45
	46	static inline unsigned long
	47	get_iopt_entry(unsigned long real_address, unsigned long ioid,
	48	unsigned long prot)
	49	{
	50	return (prot & IOPT_PROT_MASK)
	51	\| (IOPT_COHERENT)
	52	\| (IOPT_ORDER_VC)
	53	\| (real_address & IOPT_RPN_MASK)
	54	\| (ioid & IOPT_IOID_MASK);
	55	}
	56
	57	typedef struct {
	58	unsigned long val;
	59	} ioste;
	60
	61	static inline ioste
	62	mk_ioste(unsigned long val)
	63	{
	64	ioste ioste = { .val = val, };
65	return ioste;
66	}
67
68	static inline ioste
69	get_iost_entry(unsigned long iopt_base, unsigned long io_address, unsigned page_size)
70	{
71	unsigned long ps;
72	unsigned long iostep;
73	unsigned long nnpt;
74	unsigned long shift;
75
76	switch (page_size) {
77	case 0x1000000:
78	ps = IOST_PS_16M;
79	nnpt = 0; /* one page per segment */
80	shift = 5; /* segment has 16 iopt entries */
81	break;
82
83	case 0x100000:
84	ps = IOST_PS_1M;
85	nnpt = 0; /* one page per segment */
86	shift = 1; /* segment has 256 iopt entries */
87	break;
88
89	case 0x10000:
90	ps = IOST_PS_64K;
91	nnpt = 0x07; /* 8 pages per io page table */
92	shift = 0; /* all entries are used */
93	break;
94
95	case 0x1000:
96	ps = IOST_PS_4K;
97	nnpt = 0x7f; /* 128 pages per io page table */
98	shift = 0; /* all entries are used */
99	break;
100
101	default: /* not a known compile time constant */
102	BUILD_BUG_ON(1);
103	break;
104	}
105
106	iostep = iopt_base +
107	/* need 8 bytes per iopte */
108	(((io_address / page_size * 8)
109	/* align io page tables on 4k page boundaries */
110	<< shift)
111	/* nnpt+1 pages go into each iopt */
112	& ~(nnpt << 12));
113
114	nnpt++; /* this seems to work, but the documentation is not clear
115	about wether we put nnpt or nnpt-1 into the ioste bits.
116	In theory, this can't work for 4k pages. */
117	return mk_ioste(IOST_VALID_MASK
118	\| (iostep & IOST_PT_BASE_MASK)
119	\| ((nnpt << 5) & IOST_NNPT_MASK)
120	\| (ps & IOST_PS_MASK));
121	}
122
123	/* compute the address of an io pte */
124	static inline unsigned long
125	get_ioptep(ioste iost_entry, unsigned long io_address)
126	{
127	unsigned long iopt_base;
128	unsigned long page_size;
129	unsigned long page_number;
130	unsigned long iopt_offset;
131
132	iopt_base = iost_entry.val & IOST_PT_BASE_MASK;
133	page_size = iost_entry.val & IOST_PS_MASK;
134
135	/* decode page size to compute page number */
136	page_number = (io_address & 0x0fffffff) >> (10 + 2 * page_size);
137	/* page number is an offset into the io page table */
138	iopt_offset = (page_number << 3) & 0x7fff8ul;
139	return iopt_base + iopt_offset;
140	}
141
142	/* compute the tag field of the iopt cache entry */
143	static inline unsigned long
144	get_ioc_tag(ioste iost_entry, unsigned long io_address)
145	{
146	unsigned long iopte = get_ioptep(iost_entry, io_address);
147
148	return IOPT_VALID_MASK
149	\| ((iopte & 0x00000000000000ff8ul) >> 3)
150	\| ((iopte & 0x0000003fffffc0000ul) >> 9);
151	}
152
153	/* compute the hashed 6 bit index for the 4-way associative pte cache */
154	static inline unsigned long
155	get_ioc_hash(ioste iost_entry, unsigned long io_address)
156	{
157	unsigned long iopte = get_ioptep(iost_entry, io_address);
158
159	return ((iopte & 0x000000000000001f8ul) >> 3)
160	^ ((iopte & 0x00000000000020000ul) >> 17)
161	^ ((iopte & 0x00000000000010000ul) >> 15)
162	^ ((iopte & 0x00000000000008000ul) >> 13)
163	^ ((iopte & 0x00000000000004000ul) >> 11)
164	^ ((iopte & 0x00000000000002000ul) >> 9)
165	^ ((iopte & 0x00000000000001000ul) >> 7);
166	}
167
168	/* same as above, but pretend that we have a simpler 1-way associative
169	pte cache with an 8 bit index */
170	static inline unsigned long
171	get_ioc_hash_1way(ioste iost_entry, unsigned long io_address)
172	{
173	unsigned long iopte = get_ioptep(iost_entry, io_address);
174
175	return ((iopte & 0x000000000000001f8ul) >> 3)
176	^ ((iopte & 0x00000000000020000ul) >> 17)
177	^ ((iopte & 0x00000000000010000ul) >> 15)
178	^ ((iopte & 0x00000000000008000ul) >> 13)
179	^ ((iopte & 0x00000000000004000ul) >> 11)
180	^ ((iopte & 0x00000000000002000ul) >> 9)
181	^ ((iopte & 0x00000000000001000ul) >> 7)
182	^ ((iopte & 0x0000000000000c000ul) >> 8);
183	}
184
185	static inline ioste
186	get_iost_cache(void __iomem *base, unsigned long index)
187	{
188	unsigned long __iomem *p = (base + IOC_ST_CACHE_DIR);
189	return mk_ioste(in_be64(&p[index]));
190	}
191
192	static inline void
193	set_iost_cache(void __iomem *base, unsigned long index, ioste ste)
194	{
195	unsigned long __iomem *p = (base + IOC_ST_CACHE_DIR);
196	pr_debug("ioste %02lx was %016lx, store %016lx", index,
197	get_iost_cache(base, index).val, ste.val);
198	out_be64(&p[index], ste.val);
199	pr_debug(" now %016lx\n", get_iost_cache(base, index).val);
200	}
201
202	static inline unsigned long
203	get_iopt_cache(void __iomem base, unsigned long index, unsigned long tag)
204	{
205	unsigned long __iomem tags = (void )(base + IOC_PT_CACHE_DIR);
206	unsigned long __iomem p = (void )(base + IOC_PT_CACHE_REG);
207
208	*tag = tags[index];
209	rmb();
210	return *p;
211	}
212
213	static inline void
214	set_iopt_cache(void __iomem *base, unsigned long index,
215	unsigned long tag, unsigned long val)
216	{
217	unsigned long __iomem *tags = base + IOC_PT_CACHE_DIR;
218	unsigned long __iomem *p = base + IOC_PT_CACHE_REG;
219	pr_debug("iopt %02lx was v%016lx/t%016lx, store v%016lx/t%016lx\n",
220	index, get_iopt_cache(base, index, &oldtag), oldtag, val, tag);
221
222	out_be64(p, val);
223	out_be64(&tags[index], tag);
224	}
225
226	static inline void
227	set_iost_origin(void __iomem *base)
228	{
229	unsigned long __iomem *p = base + IOC_ST_ORIGIN;
230	unsigned long origin = IOSTO_ENABLE \| IOSTO_SW;
231
232	pr_debug("iost_origin %016lx, now %016lx\n", in_be64(p), origin);
233	out_be64(p, origin);
234	}
235
236	static inline void
237	set_iocmd_config(void __iomem *base)
238	{
239	unsigned long __iomem *p = base + 0xc00;
240	unsigned long conf;
241
242	conf = in_be64(p);
243	pr_debug("iost_conf %016lx, now %016lx\n", conf, conf \| IOCMD_CONF_TE);
244	out_be64(p, conf \| IOCMD_CONF_TE);
245	}
246
247	/* FIXME: get these from the device tree */
248	#define ioc_base 0x20000511000ull
249	#define ioc_mmio_base 0x20000510000ull
250	#define ioid 0x48a
251	#define iopt_phys_offset (- 0x20000000) /* We have a 512MB offset from the SB */
252	#define io_page_size 0x1000000
253
254	static unsigned long map_iopt_entry(unsigned long address)
255	{
256	switch (address >> 20) {
257	case 0x600:
258	address = 0x24020000000ull; /* spider i/o */
259	break;
260	default:
261	address += iopt_phys_offset;
262	break;
263	}
264
265	return get_iopt_entry(address, ioid, IOPT_PROT_RW);
266	}
267
268	static void iommu_bus_setup_null(struct pci_bus *b) { }
269	static void iommu_dev_setup_null(struct pci_dev *d) { }
270
271	/* initialize the iommu to support a simple linear mapping
272	* for each DMA window used by any device. For now, we
273	* happen to know that there is only one DMA window in use,
274	* starting at iopt_phys_offset. */
275	static void bpa_map_iommu(void)
276	{
277	unsigned long address;
278	void __iomem *base;
279	ioste ioste;
280	unsigned long index;
281
282	base = __ioremap(ioc_base, 0x1000, _PAGE_NO_CACHE);
283	pr_debug("%lx mapped to %p\n", ioc_base, base);
284	set_iocmd_config(base);
285	iounmap(base);
286
287	base = __ioremap(ioc_mmio_base, 0x1000, _PAGE_NO_CACHE);
288	pr_debug("%lx mapped to %p\n", ioc_mmio_base, base);
289
290	set_iost_origin(base);
291
292	for (address = 0; address < 0x100000000ul; address += io_page_size) {
293	ioste = get_iost_entry(0x10000000000ul, address, io_page_size);
294	if ((address & 0xfffffff) == 0) /* segment start */
295	set_iost_cache(base, address >> 28, ioste);
296	index = get_ioc_hash_1way(ioste, address);
297	pr_debug("addr %08lx, index %02lx, ioste %016lx\n",
298	address, index, ioste.val);
299	set_iopt_cache(base,
300	get_ioc_hash_1way(ioste, address),
301	get_ioc_tag(ioste, address),
302	map_iopt_entry(address));
303	}
304	iounmap(base);
305	}
306
307
308	static void bpa_alloc_coherent(struct device hwdev, size_t size,
309	dma_addr_t *dma_handle, unsigned int __nocast flag)
310	{
311	void *ret;
312
313	ret = (void *)__get_free_pages(flag, get_order(size));
314	if (ret != NULL) {
315	memset(ret, 0, size);
316	*dma_handle = virt_to_abs(ret) \| BPA_DMA_VALID;
317	}
318	return ret;
319	}
320
321	static void bpa_free_coherent(struct device *hwdev, size_t size,
322	void *vaddr, dma_addr_t dma_handle)
323	{
324	free_pages((unsigned long)vaddr, get_order(size));
325	}
326
327	static dma_addr_t bpa_map_single(struct device hwdev, void ptr,
328	size_t size, enum dma_data_direction direction)
329	{
330	return virt_to_abs(ptr) \| BPA_DMA_VALID;
331	}
332
333	static void bpa_unmap_single(struct device *hwdev, dma_addr_t dma_addr,
334	size_t size, enum dma_data_direction direction)
335	{
336	}
337
338	static int bpa_map_sg(struct device hwdev, struct scatterlist sg,
339	int nents, enum dma_data_direction direction)
340	{
341	int i;
342
343	for (i = 0; i < nents; i++, sg++) {
344	sg->dma_address = (page_to_phys(sg->page) + sg->offset)
345	\| BPA_DMA_VALID;
346	sg->dma_length = sg->length;
347	}
348
349	return nents;
350	}
351
352	static void bpa_unmap_sg(struct device hwdev, struct scatterlist sg,
353	int nents, enum dma_data_direction direction)
354	{
355	}
356
357	static int bpa_dma_supported(struct device *dev, u64 mask)
358	{
359	return mask < 0x100000000ull;
360	}
361
362	void bpa_init_iommu(void)
363	{
364	bpa_map_iommu();
365
366	/* Direct I/O, IOMMU off */
367	ppc_md.iommu_dev_setup = iommu_dev_setup_null;
368	ppc_md.iommu_bus_setup = iommu_bus_setup_null;
369
370	pci_dma_ops.alloc_coherent = bpa_alloc_coherent;
371	pci_dma_ops.free_coherent = bpa_free_coherent;
372	pci_dma_ops.map_single = bpa_map_single;
373	pci_dma_ops.unmap_single = bpa_unmap_single;
374	pci_dma_ops.map_sg = bpa_map_sg;
375	pci_dma_ops.unmap_sg = bpa_unmap_sg;
376	pci_dma_ops.dma_supported = bpa_dma_supported;
377	}