]> git.proxmox.com Git - mirror_ubuntu-artful-kernel.git/blame - arch/s390/include/asm/atomic.h
reboot: Use power off rather than busy spinning when halt is requested
[mirror_ubuntu-artful-kernel.git] / arch / s390 / include / asm / atomic.h
CommitLineData
1da177e4 1/*
126b30c3 2 * Copyright IBM Corp. 1999, 2016
12751058
HC
3 * Author(s): Martin Schwidefsky <schwidefsky@de.ibm.com>,
4 * Denis Joseph Barrow,
126b30c3 5 * Arnd Bergmann,
1da177e4
LT
6 */
7
a53c8fab
HC
8#ifndef __ARCH_S390_ATOMIC__
9#define __ARCH_S390_ATOMIC__
10
12751058
HC
11#include <linux/compiler.h>
12#include <linux/types.h>
126b30c3 13#include <asm/atomic_ops.h>
0ccc8b7a 14#include <asm/barrier.h>
a0616cde 15#include <asm/cmpxchg.h>
1da177e4 16
1da177e4
LT
17#define ATOMIC_INIT(i) { (i) }
18
c51b9621
HC
19static inline int atomic_read(const atomic_t *v)
20{
7657e41a
HC
21 int c;
22
23 asm volatile(
24 " l %0,%1\n"
25 : "=d" (c) : "Q" (v->counter));
26 return c;
c51b9621
HC
27}
28
29static inline void atomic_set(atomic_t *v, int i)
30{
7657e41a
HC
31 asm volatile(
32 " st %1,%0\n"
33 : "=Q" (v->counter) : "d" (i));
c51b9621 34}
1da177e4 35
bfe3349b 36static inline int atomic_add_return(int i, atomic_t *v)
1da177e4 37{
126b30c3 38 return __atomic_add_barrier(i, &v->counter) + i;
1da177e4 39}
75287430 40
56fefbbc
PZ
41static inline int atomic_fetch_add(int i, atomic_t *v)
42{
126b30c3 43 return __atomic_add_barrier(i, &v->counter);
56fefbbc
PZ
44}
45
5692e4d1
HC
46static inline void atomic_add(int i, atomic_t *v)
47{
48#ifdef CONFIG_HAVE_MARCH_Z196_FEATURES
49 if (__builtin_constant_p(i) && (i > -129) && (i < 128)) {
126b30c3 50 __atomic_add_const(i, &v->counter);
0ccc8b7a 51 return;
5692e4d1 52 }
5692e4d1 53#endif
126b30c3 54 __atomic_add(i, &v->counter);
5692e4d1
HC
55}
56
973bd993 57#define atomic_add_negative(_i, _v) (atomic_add_return(_i, _v) < 0)
5692e4d1 58#define atomic_inc(_v) atomic_add(1, _v)
973bd993
MS
59#define atomic_inc_return(_v) atomic_add_return(1, _v)
60#define atomic_inc_and_test(_v) (atomic_add_return(1, _v) == 0)
5692e4d1 61#define atomic_sub(_i, _v) atomic_add(-(int)(_i), _v)
86d51bc3 62#define atomic_sub_return(_i, _v) atomic_add_return(-(int)(_i), _v)
56fefbbc 63#define atomic_fetch_sub(_i, _v) atomic_fetch_add(-(int)(_i), _v)
973bd993 64#define atomic_sub_and_test(_i, _v) (atomic_sub_return(_i, _v) == 0)
5692e4d1 65#define atomic_dec(_v) atomic_sub(1, _v)
973bd993
MS
66#define atomic_dec_return(_v) atomic_sub_return(1, _v)
67#define atomic_dec_and_test(_v) (atomic_sub_return(1, _v) == 0)
1da177e4 68
126b30c3 69#define ATOMIC_OPS(op) \
ae8c35c8
PZ
70static inline void atomic_##op(int i, atomic_t *v) \
71{ \
126b30c3 72 __atomic_##op(i, &v->counter); \
56fefbbc
PZ
73} \
74static inline int atomic_fetch_##op(int i, atomic_t *v) \
75{ \
126b30c3 76 return __atomic_##op##_barrier(i, &v->counter); \
ae8c35c8
PZ
77}
78
126b30c3
MS
79ATOMIC_OPS(and)
80ATOMIC_OPS(or)
81ATOMIC_OPS(xor)
ae8c35c8 82
56fefbbc 83#undef ATOMIC_OPS
ae8c35c8 84
ffbf670f
IM
85#define atomic_xchg(v, new) (xchg(&((v)->counter), new))
86
bfe3349b 87static inline int atomic_cmpxchg(atomic_t *v, int old, int new)
973bd993 88{
126b30c3 89 return __atomic_cmpxchg(&v->counter, old, new);
973bd993
MS
90}
91
f24219b4 92static inline int __atomic_add_unless(atomic_t *v, int a, int u)
973bd993
MS
93{
94 int c, old;
973bd993 95 c = atomic_read(v);
0b2fcfdb
NP
96 for (;;) {
97 if (unlikely(c == u))
98 break;
99 old = atomic_cmpxchg(v, c, c + a);
100 if (likely(old == c))
101 break;
973bd993 102 c = old;
0b2fcfdb 103 }
f24219b4 104 return c;
973bd993
MS
105}
106
1da177e4
LT
107#define ATOMIC64_INIT(i) { (i) }
108
126b30c3 109static inline long atomic64_read(const atomic64_t *v)
c51b9621 110{
126b30c3 111 long c;
7657e41a
HC
112
113 asm volatile(
114 " lg %0,%1\n"
115 : "=d" (c) : "Q" (v->counter));
116 return c;
c51b9621
HC
117}
118
126b30c3 119static inline void atomic64_set(atomic64_t *v, long i)
c51b9621 120{
7657e41a
HC
121 asm volatile(
122 " stg %1,%0\n"
123 : "=Q" (v->counter) : "d" (i));
c51b9621 124}
1da177e4 125
126b30c3 126static inline long atomic64_add_return(long i, atomic64_t *v)
1da177e4 127{
126b30c3 128 return __atomic64_add_barrier(i, &v->counter) + i;
0ccc8b7a
HC
129}
130
126b30c3 131static inline long atomic64_fetch_add(long i, atomic64_t *v)
56fefbbc 132{
126b30c3 133 return __atomic64_add_barrier(i, &v->counter);
56fefbbc
PZ
134}
135
126b30c3 136static inline void atomic64_add(long i, atomic64_t *v)
0ccc8b7a
HC
137{
138#ifdef CONFIG_HAVE_MARCH_Z196_FEATURES
139 if (__builtin_constant_p(i) && (i > -129) && (i < 128)) {
126b30c3 140 __atomic64_add_const(i, &v->counter);
0ccc8b7a
HC
141 return;
142 }
143#endif
126b30c3 144 __atomic64_add(i, &v->counter);
1da177e4 145}
973bd993 146
3a5f10e3
MD
147#define atomic64_xchg(v, new) (xchg(&((v)->counter), new))
148
126b30c3 149static inline long atomic64_cmpxchg(atomic64_t *v, long old, long new)
973bd993 150{
126b30c3 151 return __atomic64_cmpxchg(&v->counter, old, new);
973bd993 152}
1da177e4 153
126b30c3 154#define ATOMIC64_OPS(op) \
ae8c35c8
PZ
155static inline void atomic64_##op(long i, atomic64_t *v) \
156{ \
126b30c3 157 __atomic64_##op(i, &v->counter); \
56fefbbc
PZ
158} \
159static inline long atomic64_fetch_##op(long i, atomic64_t *v) \
160{ \
126b30c3 161 return __atomic64_##op##_barrier(i, &v->counter); \
ae8c35c8
PZ
162}
163
126b30c3
MS
164ATOMIC64_OPS(and)
165ATOMIC64_OPS(or)
166ATOMIC64_OPS(xor)
ae8c35c8 167
56fefbbc 168#undef ATOMIC64_OPS
12751058 169
126b30c3 170static inline int atomic64_add_unless(atomic64_t *v, long i, long u)
1da177e4 171{
126b30c3 172 long c, old;
2ddb3ec4 173
973bd993 174 c = atomic64_read(v);
0b2fcfdb
NP
175 for (;;) {
176 if (unlikely(c == u))
177 break;
9a70a428 178 old = atomic64_cmpxchg(v, c, c + i);
0b2fcfdb
NP
179 if (likely(old == c))
180 break;
973bd993 181 c = old;
0b2fcfdb 182 }
973bd993 183 return c != u;
1da177e4
LT
184}
185
126b30c3 186static inline long atomic64_dec_if_positive(atomic64_t *v)
2ddb3ec4 187{
126b30c3 188 long c, old, dec;
2ddb3ec4
HC
189
190 c = atomic64_read(v);
191 for (;;) {
192 dec = c - 1;
193 if (unlikely(dec < 0))
194 break;
195 old = atomic64_cmpxchg((v), c, dec);
196 if (likely(old == c))
197 break;
198 c = old;
199 }
200 return dec;
201}
202
12751058 203#define atomic64_add_negative(_i, _v) (atomic64_add_return(_i, _v) < 0)
5692e4d1 204#define atomic64_inc(_v) atomic64_add(1, _v)
12751058
HC
205#define atomic64_inc_return(_v) atomic64_add_return(1, _v)
206#define atomic64_inc_and_test(_v) (atomic64_add_return(1, _v) == 0)
126b30c3
MS
207#define atomic64_sub_return(_i, _v) atomic64_add_return(-(long)(_i), _v)
208#define atomic64_fetch_sub(_i, _v) atomic64_fetch_add(-(long)(_i), _v)
209#define atomic64_sub(_i, _v) atomic64_add(-(long)(_i), _v)
12751058 210#define atomic64_sub_and_test(_i, _v) (atomic64_sub_return(_i, _v) == 0)
5692e4d1 211#define atomic64_dec(_v) atomic64_sub(1, _v)
12751058
HC
212#define atomic64_dec_return(_v) atomic64_sub_return(1, _v)
213#define atomic64_dec_and_test(_v) (atomic64_sub_return(1, _v) == 0)
214#define atomic64_inc_not_zero(v) atomic64_add_unless((v), 1, 0)
8426e1f6 215
1da177e4 216#endif /* __ARCH_S390_ATOMIC__ */