]> git.proxmox.com Git - mirror_ubuntu-bionic-kernel.git/blame - arch/s390/include/asm/kvm_host.h
KVM: s390: only reset CMMA state if it was enabled before
[mirror_ubuntu-bionic-kernel.git] / arch / s390 / include / asm / kvm_host.h
CommitLineData
b0c632db 1/*
a53c8fab 2 * definition for kernel virtual machines on s390
b0c632db 3 *
a53c8fab 4 * Copyright IBM Corp. 2008, 2009
b0c632db
HC
5 *
6 * This program is free software; you can redistribute it and/or modify
7 * it under the terms of the GNU General Public License (version 2 only)
8 * as published by the Free Software Foundation.
9 *
10 * Author(s): Carsten Otte <cotte@de.ibm.com>
11 */
12
13
14#ifndef ASM_KVM_HOST_H
15#define ASM_KVM_HOST_H
65647300
PB
16
17#include <linux/types.h>
ca872302
CB
18#include <linux/hrtimer.h>
19#include <linux/interrupt.h>
65647300 20#include <linux/kvm_types.h>
b0c632db 21#include <linux/kvm_host.h>
81aa8efe 22#include <linux/kvm.h>
b0c632db 23#include <asm/debug.h>
e86a6ed6 24#include <asm/cpu.h>
841b91c5 25#include <asm/isc.h>
b0c632db
HC
26
27#define KVM_MAX_VCPUS 64
bbacc0c1 28#define KVM_USER_MEM_SLOTS 32
b0c632db 29
84223598
CH
30/*
31 * These seem to be used for allocating ->chip in the routing table,
32 * which we don't use. 4096 is an out-of-thin-air value. If we need
33 * to look at ->chip later on, we'll need to revisit this.
34 */
35#define KVM_NR_IRQCHIPS 1
36#define KVM_IRQCHIP_NUM_PINS 4096
37
ea5f4969
DH
38#define SIGP_CTRL_C 0x80
39#define SIGP_CTRL_SCN_MASK 0x3f
4953919f 40
b0c632db 41struct sca_entry {
ea5f4969
DH
42 __u8 reserved0;
43 __u8 sigp_ctrl;
44 __u16 reserved[3];
b0c632db
HC
45 __u64 sda;
46 __u64 reserved2[2];
47} __attribute__((packed));
48
8a242234
HC
49union ipte_control {
50 unsigned long val;
51 struct {
52 unsigned long k : 1;
53 unsigned long kh : 31;
54 unsigned long kg : 32;
55 };
56};
b0c632db
HC
57
58struct sca_block {
8a242234 59 union ipte_control ipte_control;
b0c632db
HC
60 __u64 reserved[5];
61 __u64 mcn;
62 __u64 reserved2;
63 struct sca_entry cpu[64];
64} __attribute__((packed));
65
9e6dabef 66#define CPUSTAT_STOPPED 0x80000000
b0c632db
HC
67#define CPUSTAT_WAIT 0x10000000
68#define CPUSTAT_ECALL_PEND 0x08000000
69#define CPUSTAT_STOP_INT 0x04000000
70#define CPUSTAT_IO_INT 0x02000000
71#define CPUSTAT_EXT_INT 0x01000000
72#define CPUSTAT_RUNNING 0x00800000
73#define CPUSTAT_RETAINED 0x00400000
74#define CPUSTAT_TIMING_SUB 0x00020000
75#define CPUSTAT_SIE_SUB 0x00010000
76#define CPUSTAT_RRF 0x00008000
77#define CPUSTAT_SLSV 0x00004000
78#define CPUSTAT_SLSR 0x00002000
79#define CPUSTAT_ZARCH 0x00000800
80#define CPUSTAT_MCDS 0x00000100
81#define CPUSTAT_SM 0x00000080
8ad35755 82#define CPUSTAT_IBS 0x00000040
53df84f8 83#define CPUSTAT_GED2 0x00000010
b0c632db 84#define CPUSTAT_G 0x00000008
69d0d3a3 85#define CPUSTAT_GED 0x00000004
b0c632db
HC
86#define CPUSTAT_J 0x00000002
87#define CPUSTAT_P 0x00000001
88
180c12fb 89struct kvm_s390_sie_block {
b0c632db 90 atomic_t cpuflags; /* 0x0000 */
fda902cb
MM
91 __u32 : 1; /* 0x0004 */
92 __u32 prefix : 18;
658b6eda
MM
93 __u32 : 1;
94 __u32 ibc : 12;
95d38fd0
CB
95 __u8 reserved08[4]; /* 0x0008 */
96#define PROG_IN_SIE (1<<0)
97 __u32 prog0c; /* 0x000c */
49b99e1e 98 __u8 reserved10[16]; /* 0x0010 */
8e236546
CB
99#define PROG_BLOCK_SIE (1<<0)
100#define PROG_REQUEST (1<<1)
49b99e1e
CB
101 atomic_t prog20; /* 0x0020 */
102 __u8 reserved24[4]; /* 0x0024 */
b0c632db
HC
103 __u64 cputm; /* 0x0028 */
104 __u64 ckc; /* 0x0030 */
105 __u64 epoch; /* 0x0038 */
106 __u8 reserved40[4]; /* 0x0040 */
ba5c1e9b 107#define LCTL_CR0 0x8000
d8346b7d 108#define LCTL_CR6 0x0200
27291e21
DH
109#define LCTL_CR9 0x0040
110#define LCTL_CR10 0x0020
111#define LCTL_CR11 0x0010
48a3e950 112#define LCTL_CR14 0x0002
b0c632db
HC
113 __u16 lctl; /* 0x0044 */
114 __s16 icpua; /* 0x0046 */
27291e21
DH
115#define ICTL_PINT 0x20000000
116#define ICTL_LPSW 0x00400000
117#define ICTL_STCTL 0x00040000
118#define ICTL_ISKE 0x00004000
119#define ICTL_SSKE 0x00002000
120#define ICTL_RRBE 0x00001000
5a5e6536 121#define ICTL_TPROT 0x00000200
b0c632db
HC
122 __u32 ictl; /* 0x0048 */
123 __u32 eca; /* 0x004c */
8712836b
DH
124#define ICPT_INST 0x04
125#define ICPT_PROGI 0x08
126#define ICPT_INSTPROGI 0x0C
127#define ICPT_OPEREXC 0x2C
128#define ICPT_PARTEXEC 0x38
129#define ICPT_IOINST 0x40
b0c632db 130 __u8 icptcode; /* 0x0050 */
04b41acd 131 __u8 icptstatus; /* 0x0051 */
b0c632db
HC
132 __u16 ihcpu; /* 0x0052 */
133 __u8 reserved54[2]; /* 0x0054 */
134 __u16 ipa; /* 0x0056 */
135 __u32 ipb; /* 0x0058 */
136 __u32 scaoh; /* 0x005c */
137 __u8 reserved60; /* 0x0060 */
138 __u8 ecb; /* 0x0061 */
69d0d3a3 139 __u8 ecb2; /* 0x0062 */
a374e892
TK
140#define ECB3_AES 0x04
141#define ECB3_DEA 0x08
142 __u8 ecb3; /* 0x0063 */
b0c632db
HC
143 __u32 scaol; /* 0x0064 */
144 __u8 reserved68[4]; /* 0x0068 */
145 __u32 todpr; /* 0x006c */
092670cd 146 __u8 reserved70[32]; /* 0x0070 */
b0c632db
HC
147 psw_t gpsw; /* 0x0090 */
148 __u64 gg14; /* 0x00a0 */
149 __u64 gg15; /* 0x00a8 */
f14d82e0
TH
150 __u8 reservedb0[20]; /* 0x00b0 */
151 __u16 extcpuaddr; /* 0x00c4 */
152 __u16 eic; /* 0x00c6 */
153 __u32 reservedc8; /* 0x00c8 */
439716a5
DH
154 __u16 pgmilc; /* 0x00cc */
155 __u16 iprcc; /* 0x00ce */
156 __u32 dxc; /* 0x00d0 */
157 __u16 mcn; /* 0x00d4 */
158 __u8 perc; /* 0x00d6 */
159 __u8 peratmid; /* 0x00d7 */
160 __u64 peraddr; /* 0x00d8 */
161 __u8 eai; /* 0x00e0 */
162 __u8 peraid; /* 0x00e1 */
163 __u8 oai; /* 0x00e2 */
164 __u8 armid; /* 0x00e3 */
165 __u8 reservede4[4]; /* 0x00e4 */
166 __u64 tecmc; /* 0x00e8 */
5102ee87
TK
167 __u8 reservedf0[12]; /* 0x00f0 */
168#define CRYCB_FORMAT1 0x00000001
45c9b47c 169#define CRYCB_FORMAT2 0x00000003
5102ee87 170 __u32 crycbd; /* 0x00fc */
b0c632db
HC
171 __u64 gcr[16]; /* 0x0100 */
172 __u64 gbea; /* 0x0180 */
ef50f7ac
CB
173 __u8 reserved188[24]; /* 0x0188 */
174 __u32 fac; /* 0x01a0 */
b31288fa
KW
175 __u8 reserved1a4[20]; /* 0x01a4 */
176 __u64 cbrlo; /* 0x01b8 */
13211ea7
EF
177 __u8 reserved1c0[8]; /* 0x01c0 */
178 __u32 ecd; /* 0x01c8 */
179 __u8 reserved1cc[18]; /* 0x01cc */
672550fb
CB
180 __u64 pp; /* 0x01de */
181 __u8 reserved1e6[2]; /* 0x01e6 */
7feb6bb8
MM
182 __u64 itdba; /* 0x01e8 */
183 __u8 reserved1f0[16]; /* 0x01f0 */
b0c632db
HC
184} __attribute__((packed));
185
7feb6bb8
MM
186struct kvm_s390_itdb {
187 __u8 data[256];
188} __packed;
189
68c55750
EF
190struct kvm_s390_vregs {
191 __vector128 vrs[32];
192 __u8 reserved200[512]; /* for future vector expansion */
193} __packed;
194
7feb6bb8
MM
195struct sie_page {
196 struct kvm_s390_sie_block sie_block;
197 __u8 reserved200[1024]; /* 0x0200 */
198 struct kvm_s390_itdb itdb; /* 0x0600 */
68c55750
EF
199 __u8 reserved700[1280]; /* 0x0700 */
200 struct kvm_s390_vregs vregs; /* 0x0c00 */
7feb6bb8
MM
201} __packed;
202
b0c632db
HC
203struct kvm_vcpu_stat {
204 u32 exit_userspace;
0eaeafa1 205 u32 exit_null;
8f2abe6a
CB
206 u32 exit_external_request;
207 u32 exit_external_interrupt;
208 u32 exit_stop_request;
209 u32 exit_validity;
ba5c1e9b 210 u32 exit_instruction;
f7819512 211 u32 halt_successful_poll;
ce2e4f0b 212 u32 halt_wakeup;
ba5c1e9b 213 u32 instruction_lctl;
f5e10b09 214 u32 instruction_lctlg;
aba07508
DH
215 u32 instruction_stctl;
216 u32 instruction_stctg;
ba5c1e9b
CO
217 u32 exit_program_interruption;
218 u32 exit_instr_and_program;
7697e71f 219 u32 deliver_external_call;
ba5c1e9b
CO
220 u32 deliver_emergency_signal;
221 u32 deliver_service_signal;
222 u32 deliver_virtio_interrupt;
223 u32 deliver_stop_signal;
224 u32 deliver_prefix_signal;
225 u32 deliver_restart_signal;
226 u32 deliver_program_int;
d8346b7d 227 u32 deliver_io_int;
ba5c1e9b 228 u32 exit_wait_state;
69d0d3a3 229 u32 instruction_pfmf;
453423dc
CB
230 u32 instruction_stidp;
231 u32 instruction_spx;
232 u32 instruction_stpx;
233 u32 instruction_stap;
234 u32 instruction_storage_key;
8a242234 235 u32 instruction_ipte_interlock;
453423dc
CB
236 u32 instruction_stsch;
237 u32 instruction_chsc;
238 u32 instruction_stsi;
239 u32 instruction_stfl;
bb25b9ba 240 u32 instruction_tprot;
b31288fa 241 u32 instruction_essa;
5288fbf0 242 u32 instruction_sigp_sense;
bd59d3a4 243 u32 instruction_sigp_sense_running;
7697e71f 244 u32 instruction_sigp_external_call;
5288fbf0 245 u32 instruction_sigp_emergency;
42cb0c9f
DH
246 u32 instruction_sigp_cond_emergency;
247 u32 instruction_sigp_start;
5288fbf0 248 u32 instruction_sigp_stop;
42cb0c9f
DH
249 u32 instruction_sigp_stop_store_status;
250 u32 instruction_sigp_store_status;
cd7b4b61 251 u32 instruction_sigp_store_adtl_status;
5288fbf0
CB
252 u32 instruction_sigp_arch;
253 u32 instruction_sigp_prefix;
254 u32 instruction_sigp_restart;
42cb0c9f
DH
255 u32 instruction_sigp_init_cpu_reset;
256 u32 instruction_sigp_cpu_reset;
257 u32 instruction_sigp_unknown;
388186bc 258 u32 diagnose_10;
e28acfea 259 u32 diagnose_44;
41628d33 260 u32 diagnose_9c;
b0c632db
HC
261};
262
bcd84683
JF
263#define PGM_OPERATION 0x01
264#define PGM_PRIVILEGED_OP 0x02
265#define PGM_EXECUTE 0x03
266#define PGM_PROTECTION 0x04
267#define PGM_ADDRESSING 0x05
268#define PGM_SPECIFICATION 0x06
269#define PGM_DATA 0x07
270#define PGM_FIXED_POINT_OVERFLOW 0x08
271#define PGM_FIXED_POINT_DIVIDE 0x09
272#define PGM_DECIMAL_OVERFLOW 0x0a
273#define PGM_DECIMAL_DIVIDE 0x0b
274#define PGM_HFP_EXPONENT_OVERFLOW 0x0c
275#define PGM_HFP_EXPONENT_UNDERFLOW 0x0d
276#define PGM_HFP_SIGNIFICANCE 0x0e
277#define PGM_HFP_DIVIDE 0x0f
278#define PGM_SEGMENT_TRANSLATION 0x10
279#define PGM_PAGE_TRANSLATION 0x11
280#define PGM_TRANSLATION_SPEC 0x12
281#define PGM_SPECIAL_OPERATION 0x13
282#define PGM_OPERAND 0x15
283#define PGM_TRACE_TABEL 0x16
403c8648 284#define PGM_VECTOR_PROCESSING 0x1b
bcd84683
JF
285#define PGM_SPACE_SWITCH 0x1c
286#define PGM_HFP_SQUARE_ROOT 0x1d
287#define PGM_PC_TRANSLATION_SPEC 0x1f
288#define PGM_AFX_TRANSLATION 0x20
289#define PGM_ASX_TRANSLATION 0x21
290#define PGM_LX_TRANSLATION 0x22
291#define PGM_EX_TRANSLATION 0x23
292#define PGM_PRIMARY_AUTHORITY 0x24
293#define PGM_SECONDARY_AUTHORITY 0x25
294#define PGM_LFX_TRANSLATION 0x26
295#define PGM_LSX_TRANSLATION 0x27
296#define PGM_ALET_SPECIFICATION 0x28
297#define PGM_ALEN_TRANSLATION 0x29
298#define PGM_ALE_SEQUENCE 0x2a
299#define PGM_ASTE_VALIDITY 0x2b
300#define PGM_ASTE_SEQUENCE 0x2c
301#define PGM_EXTENDED_AUTHORITY 0x2d
302#define PGM_LSTE_SEQUENCE 0x2e
303#define PGM_ASTE_INSTANCE 0x2f
304#define PGM_STACK_FULL 0x30
305#define PGM_STACK_EMPTY 0x31
306#define PGM_STACK_SPECIFICATION 0x32
307#define PGM_STACK_TYPE 0x33
308#define PGM_STACK_OPERATION 0x34
309#define PGM_ASCE_TYPE 0x38
310#define PGM_REGION_FIRST_TRANS 0x39
311#define PGM_REGION_SECOND_TRANS 0x3a
312#define PGM_REGION_THIRD_TRANS 0x3b
313#define PGM_MONITOR 0x40
314#define PGM_PER 0x80
315#define PGM_CRYPTO_OPERATION 0x119
ba5c1e9b 316
c0e6159d
JF
317/* irq types in order of priority */
318enum irq_types {
319 IRQ_PEND_MCHK_EX = 0,
320 IRQ_PEND_SVC,
321 IRQ_PEND_PROG,
322 IRQ_PEND_MCHK_REP,
323 IRQ_PEND_EXT_IRQ_KEY,
324 IRQ_PEND_EXT_MALFUNC,
325 IRQ_PEND_EXT_EMERGENCY,
326 IRQ_PEND_EXT_EXTERNAL,
327 IRQ_PEND_EXT_CLOCK_COMP,
328 IRQ_PEND_EXT_CPU_TIMER,
329 IRQ_PEND_EXT_TIMING,
330 IRQ_PEND_EXT_SERVICE,
331 IRQ_PEND_EXT_HOST,
332 IRQ_PEND_PFAULT_INIT,
333 IRQ_PEND_PFAULT_DONE,
334 IRQ_PEND_VIRTIO,
335 IRQ_PEND_IO_ISC_0,
336 IRQ_PEND_IO_ISC_1,
337 IRQ_PEND_IO_ISC_2,
338 IRQ_PEND_IO_ISC_3,
339 IRQ_PEND_IO_ISC_4,
340 IRQ_PEND_IO_ISC_5,
341 IRQ_PEND_IO_ISC_6,
342 IRQ_PEND_IO_ISC_7,
343 IRQ_PEND_SIGP_STOP,
344 IRQ_PEND_RESTART,
345 IRQ_PEND_SET_PREFIX,
346 IRQ_PEND_COUNT
347};
348
6d3da241
JF
349/* We have 2M for virtio device descriptor pages. Smallest amount of
350 * memory per page is 24 bytes (1 queue), so (2048*1024) / 24 = 87381
351 */
352#define KVM_S390_MAX_VIRTIO_IRQS 87381
353
c0e6159d
JF
354/*
355 * Repressible (non-floating) machine check interrupts
356 * subclass bits in MCIC
357 */
358#define MCHK_EXTD_BIT 58
359#define MCHK_DEGR_BIT 56
360#define MCHK_WARN_BIT 55
361#define MCHK_REP_MASK ((1UL << MCHK_DEGR_BIT) | \
362 (1UL << MCHK_EXTD_BIT) | \
363 (1UL << MCHK_WARN_BIT))
364
365/* Exigent machine check interrupts subclass bits in MCIC */
366#define MCHK_SD_BIT 63
367#define MCHK_PD_BIT 62
368#define MCHK_EX_MASK ((1UL << MCHK_SD_BIT) | (1UL << MCHK_PD_BIT))
369
370#define IRQ_PEND_EXT_MASK ((1UL << IRQ_PEND_EXT_IRQ_KEY) | \
371 (1UL << IRQ_PEND_EXT_CLOCK_COMP) | \
372 (1UL << IRQ_PEND_EXT_CPU_TIMER) | \
373 (1UL << IRQ_PEND_EXT_MALFUNC) | \
374 (1UL << IRQ_PEND_EXT_EMERGENCY) | \
375 (1UL << IRQ_PEND_EXT_EXTERNAL) | \
376 (1UL << IRQ_PEND_EXT_TIMING) | \
377 (1UL << IRQ_PEND_EXT_HOST) | \
378 (1UL << IRQ_PEND_EXT_SERVICE) | \
379 (1UL << IRQ_PEND_VIRTIO) | \
380 (1UL << IRQ_PEND_PFAULT_INIT) | \
381 (1UL << IRQ_PEND_PFAULT_DONE))
382
383#define IRQ_PEND_IO_MASK ((1UL << IRQ_PEND_IO_ISC_0) | \
384 (1UL << IRQ_PEND_IO_ISC_1) | \
385 (1UL << IRQ_PEND_IO_ISC_2) | \
386 (1UL << IRQ_PEND_IO_ISC_3) | \
387 (1UL << IRQ_PEND_IO_ISC_4) | \
388 (1UL << IRQ_PEND_IO_ISC_5) | \
389 (1UL << IRQ_PEND_IO_ISC_6) | \
390 (1UL << IRQ_PEND_IO_ISC_7))
391
392#define IRQ_PEND_MCHK_MASK ((1UL << IRQ_PEND_MCHK_REP) | \
393 (1UL << IRQ_PEND_MCHK_EX))
394
180c12fb 395struct kvm_s390_interrupt_info {
ba5c1e9b
CO
396 struct list_head list;
397 u64 type;
398 union {
180c12fb
CB
399 struct kvm_s390_io_info io;
400 struct kvm_s390_ext_info ext;
401 struct kvm_s390_pgm_info pgm;
8bb3a2eb 402 struct kvm_s390_emerg_info emerg;
7697e71f 403 struct kvm_s390_extcall_info extcall;
180c12fb 404 struct kvm_s390_prefix_info prefix;
2822545f 405 struct kvm_s390_stop_info stop;
48a3e950 406 struct kvm_s390_mchk_info mchk;
ba5c1e9b
CO
407 };
408};
409
c0e6159d
JF
410struct kvm_s390_irq_payload {
411 struct kvm_s390_io_info io;
412 struct kvm_s390_ext_info ext;
413 struct kvm_s390_pgm_info pgm;
414 struct kvm_s390_emerg_info emerg;
415 struct kvm_s390_extcall_info extcall;
416 struct kvm_s390_prefix_info prefix;
2822545f 417 struct kvm_s390_stop_info stop;
c0e6159d
JF
418 struct kvm_s390_mchk_info mchk;
419};
420
180c12fb 421struct kvm_s390_local_interrupt {
ba5c1e9b 422 spinlock_t lock;
180c12fb 423 struct kvm_s390_float_interrupt *float_int;
d0321a24 424 wait_queue_head_t *wq;
5288fbf0 425 atomic_t *cpuflags;
c0e6159d
JF
426 DECLARE_BITMAP(sigp_emerg_pending, KVM_MAX_VCPUS);
427 struct kvm_s390_irq_payload irq;
428 unsigned long pending_irqs;
ba5c1e9b
CO
429};
430
6d3da241
JF
431#define FIRQ_LIST_IO_ISC_0 0
432#define FIRQ_LIST_IO_ISC_1 1
433#define FIRQ_LIST_IO_ISC_2 2
434#define FIRQ_LIST_IO_ISC_3 3
435#define FIRQ_LIST_IO_ISC_4 4
436#define FIRQ_LIST_IO_ISC_5 5
437#define FIRQ_LIST_IO_ISC_6 6
438#define FIRQ_LIST_IO_ISC_7 7
439#define FIRQ_LIST_PFAULT 8
440#define FIRQ_LIST_VIRTIO 9
441#define FIRQ_LIST_COUNT 10
442#define FIRQ_CNTR_IO 0
443#define FIRQ_CNTR_SERVICE 1
444#define FIRQ_CNTR_VIRTIO 2
445#define FIRQ_CNTR_PFAULT 3
446#define FIRQ_MAX_COUNT 4
447
180c12fb 448struct kvm_s390_float_interrupt {
6d3da241 449 unsigned long pending_irqs;
ba5c1e9b 450 spinlock_t lock;
6d3da241
JF
451 struct list_head lists[FIRQ_LIST_COUNT];
452 int counters[FIRQ_MAX_COUNT];
453 struct kvm_s390_mchk_info mchk;
454 struct kvm_s390_ext_info srv_signal;
ba5c1e9b 455 int next_rr_cpu;
609433fb 456 unsigned long idle_mask[BITS_TO_LONGS(KVM_MAX_VCPUS)];
ba5c1e9b
CO
457};
458
27291e21
DH
459struct kvm_hw_wp_info_arch {
460 unsigned long addr;
461 unsigned long phys_addr;
462 int len;
463 char *old_data;
464};
465
466struct kvm_hw_bp_info_arch {
467 unsigned long addr;
468 int len;
469};
470
471/*
472 * Only the upper 16 bits of kvm_guest_debug->control are arch specific.
473 * Further KVM_GUESTDBG flags which an be used from userspace can be found in
474 * arch/s390/include/uapi/asm/kvm.h
475 */
476#define KVM_GUESTDBG_EXIT_PENDING 0x10000000
477
478#define guestdbg_enabled(vcpu) \
479 (vcpu->guest_debug & KVM_GUESTDBG_ENABLE)
480#define guestdbg_sstep_enabled(vcpu) \
481 (vcpu->guest_debug & KVM_GUESTDBG_SINGLESTEP)
482#define guestdbg_hw_bp_enabled(vcpu) \
483 (vcpu->guest_debug & KVM_GUESTDBG_USE_HW_BP)
484#define guestdbg_exit_pending(vcpu) (guestdbg_enabled(vcpu) && \
485 (vcpu->guest_debug & KVM_GUESTDBG_EXIT_PENDING))
486
487struct kvm_guestdbg_info_arch {
488 unsigned long cr0;
489 unsigned long cr9;
490 unsigned long cr10;
491 unsigned long cr11;
492 struct kvm_hw_bp_info_arch *hw_bp_info;
493 struct kvm_hw_wp_info_arch *hw_wp_info;
494 int nr_hw_bp;
495 int nr_hw_wp;
496 unsigned long last_bp;
497};
ba5c1e9b 498
b0c632db 499struct kvm_vcpu_arch {
180c12fb 500 struct kvm_s390_sie_block *sie_block;
b0c632db
HC
501 s390_fp_regs host_fpregs;
502 unsigned int host_acrs[NUM_ACRS];
503 s390_fp_regs guest_fpregs;
68c55750 504 struct kvm_s390_vregs *host_vregs;
180c12fb 505 struct kvm_s390_local_interrupt local_int;
ca872302 506 struct hrtimer ckc_timer;
1b0462e5 507 struct kvm_s390_pgm_info pgm;
453423dc 508 union {
e86a6ed6
HC
509 struct cpuid cpu_id;
510 u64 stidp_data;
453423dc 511 };
598841ca 512 struct gmap *gmap;
27291e21 513 struct kvm_guestdbg_info_arch guestdbg;
3c038e6b
DD
514 unsigned long pfault_token;
515 unsigned long pfault_select;
516 unsigned long pfault_compare;
b0c632db
HC
517};
518
519struct kvm_vm_stat {
520 u32 remote_tlb_flush;
521};
522
db3fe4eb
TY
523struct kvm_arch_memory_slot {
524};
525
841b91c5
CH
526struct s390_map_info {
527 struct list_head list;
528 __u64 guest_addr;
529 __u64 addr;
530 struct page *page;
531};
532
533struct s390_io_adapter {
534 unsigned int id;
535 int isc;
536 bool maskable;
537 bool masked;
538 bool swap;
539 struct rw_semaphore maps_lock;
540 struct list_head maps;
541 atomic_t nr_maps;
542};
543
544#define MAX_S390_IO_ADAPTERS ((MAX_ISC + 1) * 8)
545#define MAX_S390_ADAPTER_MAPS 256
546
9d8d5786
MM
547/* maximum size of facilities and facility mask is 2k bytes */
548#define S390_ARCH_FAC_LIST_SIZE_BYTE (1<<11)
549#define S390_ARCH_FAC_LIST_SIZE_U64 \
550 (S390_ARCH_FAC_LIST_SIZE_BYTE / sizeof(u64))
551#define S390_ARCH_FAC_MASK_SIZE_BYTE S390_ARCH_FAC_LIST_SIZE_BYTE
552#define S390_ARCH_FAC_MASK_SIZE_U64 \
553 (S390_ARCH_FAC_MASK_SIZE_BYTE / sizeof(u64))
554
981467c9
MM
555struct kvm_s390_fac {
556 /* facility list requested by guest */
557 __u64 list[S390_ARCH_FAC_LIST_SIZE_U64];
558 /* facility mask supported by kvm & hosting machine */
559 __u64 mask[S390_ARCH_FAC_LIST_SIZE_U64];
9d8d5786
MM
560};
561
562struct kvm_s390_cpu_model {
981467c9 563 struct kvm_s390_fac *fac;
9d8d5786 564 struct cpuid cpu_id;
658b6eda 565 unsigned short ibc;
9d8d5786
MM
566};
567
5102ee87
TK
568struct kvm_s390_crypto {
569 struct kvm_s390_crypto_cb *crycb;
570 __u32 crycbd;
a374e892
TK
571 __u8 aes_kw;
572 __u8 dea_kw;
5102ee87
TK
573};
574
575struct kvm_s390_crypto_cb {
a374e892
TK
576 __u8 reserved00[72]; /* 0x0000 */
577 __u8 dea_wrapping_key_mask[24]; /* 0x0048 */
578 __u8 aes_wrapping_key_mask[32]; /* 0x0060 */
45c9b47c 579 __u8 reserved80[128]; /* 0x0080 */
5102ee87
TK
580};
581
b0c632db 582struct kvm_arch{
b0c632db
HC
583 struct sca_block *sca;
584 debug_info_t *dbf;
180c12fb 585 struct kvm_s390_float_interrupt float_int;
c05c4186 586 struct kvm_device *flic;
598841ca 587 struct gmap *gmap;
fa6b7fe9 588 int css_support;
84223598 589 int use_irqchip;
b31605c1 590 int use_cmma;
6352e4d2 591 int user_cpu_state_ctrl;
2444b352 592 int user_sigp;
e44fc8c9 593 int user_stsi;
841b91c5 594 struct s390_io_adapter *adapters[MAX_S390_IO_ADAPTERS];
8a242234 595 wait_queue_head_t ipte_wq;
a6b7e459
TH
596 int ipte_lock_count;
597 struct mutex ipte_mutex;
8ad35755 598 spinlock_t start_stop_lock;
9d8d5786 599 struct kvm_s390_cpu_model model;
5102ee87 600 struct kvm_s390_crypto crypto;
72f25020 601 u64 epoch;
b0c632db
HC
602};
603
bf640876
DD
604#define KVM_HVA_ERR_BAD (-1UL)
605#define KVM_HVA_ERR_RO_BAD (-2UL)
606
607static inline bool kvm_is_error_hva(unsigned long addr)
608{
609 return IS_ERR_VALUE(addr);
610}
611
3c038e6b 612#define ASYNC_PF_PER_VCPU 64
3c038e6b
DD
613struct kvm_arch_async_pf {
614 unsigned long pfault_token;
615};
616
617bool kvm_arch_can_inject_async_page_present(struct kvm_vcpu *vcpu);
618
619void kvm_arch_async_page_ready(struct kvm_vcpu *vcpu,
620 struct kvm_async_pf *work);
621
622void kvm_arch_async_page_not_present(struct kvm_vcpu *vcpu,
623 struct kvm_async_pf *work);
624
625void kvm_arch_async_page_present(struct kvm_vcpu *vcpu,
626 struct kvm_async_pf *work);
627
5a32c1af 628extern int sie64a(struct kvm_s390_sie_block *, u64 *);
b764bb1c 629extern char sie_exit;
0865e636 630
13a34e06 631static inline void kvm_arch_hardware_disable(void) {}
0865e636
RK
632static inline void kvm_arch_check_processor_compat(void *rtn) {}
633static inline void kvm_arch_exit(void) {}
634static inline void kvm_arch_sync_events(struct kvm *kvm) {}
635static inline void kvm_arch_vcpu_uninit(struct kvm_vcpu *vcpu) {}
636static inline void kvm_arch_sched_in(struct kvm_vcpu *vcpu, int cpu) {}
637static inline void kvm_arch_free_memslot(struct kvm *kvm,
638 struct kvm_memory_slot *free, struct kvm_memory_slot *dont) {}
15f46015 639static inline void kvm_arch_memslots_updated(struct kvm *kvm, struct kvm_memslots *slots) {}
0865e636
RK
640static inline void kvm_arch_flush_shadow_all(struct kvm *kvm) {}
641static inline void kvm_arch_flush_shadow_memslot(struct kvm *kvm,
642 struct kvm_memory_slot *slot) {}
643
b0c632db 644#endif