]> git.proxmox.com Git - mirror_ubuntu-artful-kernel.git/blame - arch/s390/kernel/smp.c
[S390] Remove smp_cpu_not_running.
[mirror_ubuntu-artful-kernel.git] / arch / s390 / kernel / smp.c
CommitLineData
1da177e4
LT
1/*
2 * arch/s390/kernel/smp.c
3 *
155af2f9 4 * Copyright IBM Corp. 1999, 2009
1da177e4 5 * Author(s): Denis Joseph Barrow (djbarrow@de.ibm.com,barrow_dj@yahoo.com),
39ce010d
HC
6 * Martin Schwidefsky (schwidefsky@de.ibm.com)
7 * Heiko Carstens (heiko.carstens@de.ibm.com)
1da177e4 8 *
39ce010d 9 * based on other smp stuff by
1da177e4
LT
10 * (c) 1995 Alan Cox, CymruNET Ltd <alan@cymru.net>
11 * (c) 1998 Ingo Molnar
12 *
13 * We work with logical cpu numbering everywhere we can. The only
14 * functions using the real cpu address (got from STAP) are the sigp
15 * functions. For all other functions we use the identity mapping.
16 * That means that cpu_number_map[i] == i for every cpu. cpu_number_map is
17 * used e.g. to find the idle task belonging to a logical cpu. Every array
18 * in the kernel is sorted by the logical cpu number and not by the physical
19 * one which is causing all the confusion with __cpu_logical_map and
20 * cpu_number_map in other architectures.
21 */
22
395d31d4
MS
23#define KMSG_COMPONENT "cpu"
24#define pr_fmt(fmt) KMSG_COMPONENT ": " fmt
25
1da177e4
LT
26#include <linux/module.h>
27#include <linux/init.h>
1da177e4 28#include <linux/mm.h>
4e950f6f 29#include <linux/err.h>
1da177e4
LT
30#include <linux/spinlock.h>
31#include <linux/kernel_stat.h>
1da177e4
LT
32#include <linux/delay.h>
33#include <linux/cache.h>
34#include <linux/interrupt.h>
3324e60a 35#include <linux/irqflags.h>
1da177e4 36#include <linux/cpu.h>
2b67fc46 37#include <linux/timex.h>
411ed322 38#include <linux/bootmem.h>
46b05d26 39#include <asm/ipl.h>
2b67fc46 40#include <asm/setup.h>
1da177e4
LT
41#include <asm/sigp.h>
42#include <asm/pgalloc.h>
43#include <asm/irq.h>
44#include <asm/s390_ext.h>
45#include <asm/cpcmd.h>
46#include <asm/tlbflush.h>
2b67fc46 47#include <asm/timer.h>
411ed322 48#include <asm/lowcore.h>
08d07968 49#include <asm/sclp.h>
76d4e00a 50#include <asm/cputime.h>
c742b31c 51#include <asm/vdso.h>
4bb5e07b 52#include <asm/cpu.h>
a806170e 53#include "entry.h"
1da177e4 54
1da177e4
LT
55static struct task_struct *current_set[NR_CPUS];
56
08d07968
HC
57static u8 smp_cpu_type;
58static int smp_use_sigp_detection;
59
60enum s390_cpu_state {
61 CPU_STATE_STANDBY,
62 CPU_STATE_CONFIGURED,
63};
64
dbd70fb4 65DEFINE_MUTEX(smp_cpu_state_mutex);
c10fde0d 66int smp_cpu_polarization[NR_CPUS];
08d07968 67static int smp_cpu_state[NR_CPUS];
c10fde0d 68static int cpu_management;
08d07968
HC
69
70static DEFINE_PER_CPU(struct cpu, cpu_devices);
08d07968 71
1da177e4 72static void smp_ext_bitcall(int, ec_bit_sig);
1da177e4 73
5c0b912e
HC
74static int cpu_stopped(int cpu)
75{
76 __u32 status;
77
78 switch (signal_processor_ps(&status, 0, cpu, sigp_sense)) {
79 case sigp_order_code_accepted:
80 case sigp_status_stored:
81 /* Check for stopped and check stop state */
82 if (status & 0x50)
83 return 1;
84 break;
85 default:
86 break;
87 }
88 return 0;
89}
90
677d7623 91void smp_send_stop(void)
1da177e4 92{
39ce010d 93 int cpu, rc;
1da177e4 94
677d7623
HC
95 /* Disable all interrupts/machine checks */
96 __load_psw_mask(psw_kernel_bits & ~PSW_MASK_MCHECK);
3324e60a 97 trace_hardirqs_off();
1da177e4 98
677d7623 99 /* stop all processors */
1da177e4
LT
100 for_each_online_cpu(cpu) {
101 if (cpu == smp_processor_id())
102 continue;
103 do {
677d7623 104 rc = signal_processor(cpu, sigp_stop);
39ce010d 105 } while (rc == sigp_busy);
1da177e4 106
5c0b912e 107 while (!cpu_stopped(cpu))
c6b5b847
HC
108 cpu_relax();
109 }
110}
111
1da177e4
LT
112/*
113 * This is the main routine where commands issued by other
114 * cpus are handled.
115 */
116
2b67fc46 117static void do_ext_call_interrupt(__u16 code)
1da177e4 118{
39ce010d 119 unsigned long bits;
1da177e4 120
39ce010d
HC
121 /*
122 * handle bit signal external calls
123 *
124 * For the ec_schedule signal we have to do nothing. All the work
125 * is done automatically when we return from the interrupt.
126 */
1da177e4
LT
127 bits = xchg(&S390_lowcore.ext_call_fast, 0);
128
39ce010d 129 if (test_bit(ec_call_function, &bits))
ca9fc75a
HC
130 generic_smp_call_function_interrupt();
131
132 if (test_bit(ec_call_function_single, &bits))
133 generic_smp_call_function_single_interrupt();
1da177e4
LT
134}
135
136/*
137 * Send an external call sigp to another cpu and return without waiting
138 * for its completion.
139 */
140static void smp_ext_bitcall(int cpu, ec_bit_sig sig)
141{
39ce010d
HC
142 /*
143 * Set signaling bit in lowcore of target cpu and kick it
144 */
1da177e4 145 set_bit(sig, (unsigned long *) &lowcore_ptr[cpu]->ext_call_fast);
39ce010d 146 while (signal_processor(cpu, sigp_emergency_signal) == sigp_busy)
1da177e4
LT
147 udelay(10);
148}
149
ca9fc75a
HC
150void arch_send_call_function_ipi(cpumask_t mask)
151{
152 int cpu;
153
154 for_each_cpu_mask(cpu, mask)
155 smp_ext_bitcall(cpu, ec_call_function);
156}
157
158void arch_send_call_function_single_ipi(int cpu)
159{
160 smp_ext_bitcall(cpu, ec_call_function_single);
161}
162
347a8dc3 163#ifndef CONFIG_64BIT
1da177e4
LT
164/*
165 * this function sends a 'purge tlb' signal to another CPU.
166 */
a806170e 167static void smp_ptlb_callback(void *info)
1da177e4 168{
ba8a9229 169 __tlb_flush_local();
1da177e4
LT
170}
171
172void smp_ptlb_all(void)
173{
15c8b6c1 174 on_each_cpu(smp_ptlb_callback, NULL, 1);
1da177e4
LT
175}
176EXPORT_SYMBOL(smp_ptlb_all);
347a8dc3 177#endif /* ! CONFIG_64BIT */
1da177e4
LT
178
179/*
180 * this function sends a 'reschedule' IPI to another CPU.
181 * it goes straight through and wastes no time serializing
182 * anything. Worst case is that we lose a reschedule ...
183 */
184void smp_send_reschedule(int cpu)
185{
39ce010d 186 smp_ext_bitcall(cpu, ec_schedule);
1da177e4
LT
187}
188
189/*
190 * parameter area for the set/clear control bit callbacks
191 */
94c12cc7 192struct ec_creg_mask_parms {
1da177e4
LT
193 unsigned long orvals[16];
194 unsigned long andvals[16];
94c12cc7 195};
1da177e4
LT
196
197/*
198 * callback for setting/clearing control bits
199 */
39ce010d
HC
200static void smp_ctl_bit_callback(void *info)
201{
94c12cc7 202 struct ec_creg_mask_parms *pp = info;
1da177e4
LT
203 unsigned long cregs[16];
204 int i;
39ce010d 205
94c12cc7
MS
206 __ctl_store(cregs, 0, 15);
207 for (i = 0; i <= 15; i++)
1da177e4 208 cregs[i] = (cregs[i] & pp->andvals[i]) | pp->orvals[i];
94c12cc7 209 __ctl_load(cregs, 0, 15);
1da177e4
LT
210}
211
212/*
213 * Set a bit in a control register of all cpus
214 */
94c12cc7
MS
215void smp_ctl_set_bit(int cr, int bit)
216{
217 struct ec_creg_mask_parms parms;
1da177e4 218
94c12cc7
MS
219 memset(&parms.orvals, 0, sizeof(parms.orvals));
220 memset(&parms.andvals, 0xff, sizeof(parms.andvals));
1da177e4 221 parms.orvals[cr] = 1 << bit;
15c8b6c1 222 on_each_cpu(smp_ctl_bit_callback, &parms, 1);
1da177e4 223}
39ce010d 224EXPORT_SYMBOL(smp_ctl_set_bit);
1da177e4
LT
225
226/*
227 * Clear a bit in a control register of all cpus
228 */
94c12cc7
MS
229void smp_ctl_clear_bit(int cr, int bit)
230{
231 struct ec_creg_mask_parms parms;
1da177e4 232
94c12cc7
MS
233 memset(&parms.orvals, 0, sizeof(parms.orvals));
234 memset(&parms.andvals, 0xff, sizeof(parms.andvals));
1da177e4 235 parms.andvals[cr] = ~(1L << bit);
15c8b6c1 236 on_each_cpu(smp_ctl_bit_callback, &parms, 1);
1da177e4 237}
39ce010d 238EXPORT_SYMBOL(smp_ctl_clear_bit);
1da177e4 239
08d07968
HC
240/*
241 * In early ipl state a temp. logically cpu number is needed, so the sigp
242 * functions can be used to sense other cpus. Since NR_CPUS is >= 2 on
243 * CONFIG_SMP and the ipl cpu is logical cpu 0, it must be 1.
244 */
245#define CPU_INIT_NO 1
246
59f2e69d 247#ifdef CONFIG_ZFCPDUMP
411ed322
MH
248
249/*
250 * zfcpdump_prefix_array holds prefix registers for the following scenario:
251 * 64 bit zfcpdump kernel and 31 bit kernel which is to be dumped. We have to
252 * save its prefix registers, since they get lost, when switching from 31 bit
253 * to 64 bit.
254 */
255unsigned int zfcpdump_prefix_array[NR_CPUS + 1] \
256 __attribute__((__section__(".data")));
257
285f6722 258static void __init smp_get_save_area(unsigned int cpu, unsigned int phy_cpu)
411ed322 259{
411ed322
MH
260 if (ipl_info.type != IPL_TYPE_FCP_DUMP)
261 return;
285f6722 262 if (cpu >= NR_CPUS) {
395d31d4
MS
263 pr_warning("CPU %i exceeds the maximum %i and is excluded from "
264 "the dump\n", cpu, NR_CPUS - 1);
285f6722 265 return;
411ed322 266 }
48483b32 267 zfcpdump_save_areas[cpu] = kmalloc(sizeof(union save_area), GFP_KERNEL);
08d07968
HC
268 __cpu_logical_map[CPU_INIT_NO] = (__u16) phy_cpu;
269 while (signal_processor(CPU_INIT_NO, sigp_stop_and_store_status) ==
270 sigp_busy)
285f6722
HC
271 cpu_relax();
272 memcpy(zfcpdump_save_areas[cpu],
273 (void *)(unsigned long) store_prefix() + SAVE_AREA_BASE,
274 SAVE_AREA_SIZE);
275#ifdef CONFIG_64BIT
276 /* copy original prefix register */
277 zfcpdump_save_areas[cpu]->s390x.pref_reg = zfcpdump_prefix_array[cpu];
278#endif
411ed322
MH
279}
280
281union save_area *zfcpdump_save_areas[NR_CPUS + 1];
282EXPORT_SYMBOL_GPL(zfcpdump_save_areas);
283
284#else
285f6722
HC
285
286static inline void smp_get_save_area(unsigned int cpu, unsigned int phy_cpu) { }
287
59f2e69d 288#endif /* CONFIG_ZFCPDUMP */
411ed322 289
08d07968
HC
290static int cpu_known(int cpu_id)
291{
292 int cpu;
293
294 for_each_present_cpu(cpu) {
295 if (__cpu_logical_map[cpu] == cpu_id)
296 return 1;
297 }
298 return 0;
299}
300
301static int smp_rescan_cpus_sigp(cpumask_t avail)
302{
303 int cpu_id, logical_cpu;
304
93632d1b
RR
305 logical_cpu = cpumask_first(&avail);
306 if (logical_cpu >= nr_cpu_ids)
08d07968 307 return 0;
4bb5e07b 308 for (cpu_id = 0; cpu_id <= MAX_CPU_ADDRESS; cpu_id++) {
08d07968
HC
309 if (cpu_known(cpu_id))
310 continue;
311 __cpu_logical_map[logical_cpu] = cpu_id;
c10fde0d 312 smp_cpu_polarization[logical_cpu] = POLARIZATION_UNKNWN;
08d07968
HC
313 if (!cpu_stopped(logical_cpu))
314 continue;
315 cpu_set(logical_cpu, cpu_present_map);
316 smp_cpu_state[logical_cpu] = CPU_STATE_CONFIGURED;
93632d1b
RR
317 logical_cpu = cpumask_next(logical_cpu, &avail);
318 if (logical_cpu >= nr_cpu_ids)
08d07968
HC
319 break;
320 }
321 return 0;
322}
323
48483b32 324static int smp_rescan_cpus_sclp(cpumask_t avail)
08d07968
HC
325{
326 struct sclp_cpu_info *info;
327 int cpu_id, logical_cpu, cpu;
328 int rc;
329
93632d1b
RR
330 logical_cpu = cpumask_first(&avail);
331 if (logical_cpu >= nr_cpu_ids)
08d07968 332 return 0;
48483b32 333 info = kmalloc(sizeof(*info), GFP_KERNEL);
08d07968
HC
334 if (!info)
335 return -ENOMEM;
336 rc = sclp_get_cpu_info(info);
337 if (rc)
338 goto out;
339 for (cpu = 0; cpu < info->combined; cpu++) {
340 if (info->has_cpu_type && info->cpu[cpu].type != smp_cpu_type)
341 continue;
342 cpu_id = info->cpu[cpu].address;
343 if (cpu_known(cpu_id))
344 continue;
345 __cpu_logical_map[logical_cpu] = cpu_id;
c10fde0d 346 smp_cpu_polarization[logical_cpu] = POLARIZATION_UNKNWN;
08d07968
HC
347 cpu_set(logical_cpu, cpu_present_map);
348 if (cpu >= info->configured)
349 smp_cpu_state[logical_cpu] = CPU_STATE_STANDBY;
350 else
351 smp_cpu_state[logical_cpu] = CPU_STATE_CONFIGURED;
93632d1b
RR
352 logical_cpu = cpumask_next(logical_cpu, &avail);
353 if (logical_cpu >= nr_cpu_ids)
08d07968
HC
354 break;
355 }
356out:
48483b32 357 kfree(info);
08d07968
HC
358 return rc;
359}
360
1e489518 361static int __smp_rescan_cpus(void)
08d07968
HC
362{
363 cpumask_t avail;
364
48483b32 365 cpus_xor(avail, cpu_possible_map, cpu_present_map);
08d07968
HC
366 if (smp_use_sigp_detection)
367 return smp_rescan_cpus_sigp(avail);
368 else
369 return smp_rescan_cpus_sclp(avail);
1da177e4
LT
370}
371
48483b32
HC
372static void __init smp_detect_cpus(void)
373{
374 unsigned int cpu, c_cpus, s_cpus;
375 struct sclp_cpu_info *info;
376 u16 boot_cpu_addr, cpu_addr;
377
378 c_cpus = 1;
379 s_cpus = 0;
7b468488 380 boot_cpu_addr = __cpu_logical_map[0];
48483b32
HC
381 info = kmalloc(sizeof(*info), GFP_KERNEL);
382 if (!info)
383 panic("smp_detect_cpus failed to allocate memory\n");
384 /* Use sigp detection algorithm if sclp doesn't work. */
385 if (sclp_get_cpu_info(info)) {
386 smp_use_sigp_detection = 1;
4bb5e07b 387 for (cpu = 0; cpu <= MAX_CPU_ADDRESS; cpu++) {
48483b32
HC
388 if (cpu == boot_cpu_addr)
389 continue;
390 __cpu_logical_map[CPU_INIT_NO] = cpu;
391 if (!cpu_stopped(CPU_INIT_NO))
392 continue;
393 smp_get_save_area(c_cpus, cpu);
394 c_cpus++;
395 }
396 goto out;
397 }
398
399 if (info->has_cpu_type) {
400 for (cpu = 0; cpu < info->combined; cpu++) {
401 if (info->cpu[cpu].address == boot_cpu_addr) {
402 smp_cpu_type = info->cpu[cpu].type;
403 break;
404 }
405 }
406 }
407
408 for (cpu = 0; cpu < info->combined; cpu++) {
409 if (info->has_cpu_type && info->cpu[cpu].type != smp_cpu_type)
410 continue;
411 cpu_addr = info->cpu[cpu].address;
412 if (cpu_addr == boot_cpu_addr)
413 continue;
414 __cpu_logical_map[CPU_INIT_NO] = cpu_addr;
415 if (!cpu_stopped(CPU_INIT_NO)) {
416 s_cpus++;
417 continue;
418 }
419 smp_get_save_area(c_cpus, cpu_addr);
420 c_cpus++;
421 }
422out:
423 kfree(info);
395d31d4 424 pr_info("%d configured CPUs, %d standby CPUs\n", c_cpus, s_cpus);
9d40d2e3 425 get_online_cpus();
1e489518 426 __smp_rescan_cpus();
9d40d2e3 427 put_online_cpus();
48483b32
HC
428}
429
1da177e4 430/*
39ce010d 431 * Activate a secondary processor.
1da177e4 432 */
ea1f4eec 433int __cpuinit start_secondary(void *cpuvoid)
1da177e4 434{
39ce010d
HC
435 /* Setup the cpu */
436 cpu_init();
5bfb5d69 437 preempt_disable();
d54853ef 438 /* Enable TOD clock interrupts on the secondary cpu. */
39ce010d 439 init_cpu_timer();
d54853ef 440 /* Enable cpu timer interrupts on the secondary cpu. */
39ce010d 441 init_cpu_vtimer();
1da177e4 442 /* Enable pfault pseudo page faults on this cpu. */
29b08d2b
HC
443 pfault_init();
444
e545a614
MS
445 /* call cpu notifiers */
446 notify_cpu_starting(smp_processor_id());
1da177e4 447 /* Mark this cpu as online */
ca9fc75a 448 ipi_call_lock();
1da177e4 449 cpu_set(smp_processor_id(), cpu_online_map);
ca9fc75a 450 ipi_call_unlock();
1da177e4
LT
451 /* Switch on interrupts */
452 local_irq_enable();
39ce010d 453 /* Print info about this processor */
7b468488 454 print_cpu_info();
39ce010d
HC
455 /* cpu_idle will call schedule for us */
456 cpu_idle();
457 return 0;
1da177e4
LT
458}
459
460static void __init smp_create_idle(unsigned int cpu)
461{
462 struct task_struct *p;
463
464 /*
465 * don't care about the psw and regs settings since we'll never
466 * reschedule the forked task.
467 */
468 p = fork_idle(cpu);
469 if (IS_ERR(p))
470 panic("failed fork for CPU %u: %li", cpu, PTR_ERR(p));
471 current_set[cpu] = p;
472}
473
1cb6bb4b
HC
474static int __cpuinit smp_alloc_lowcore(int cpu)
475{
476 unsigned long async_stack, panic_stack;
477 struct _lowcore *lowcore;
478 int lc_order;
479
480 lc_order = sizeof(long) == 8 ? 1 : 0;
481 lowcore = (void *) __get_free_pages(GFP_KERNEL | GFP_DMA, lc_order);
482 if (!lowcore)
483 return -ENOMEM;
484 async_stack = __get_free_pages(GFP_KERNEL, ASYNC_ORDER);
1cb6bb4b 485 panic_stack = __get_free_page(GFP_KERNEL);
591bb4f6
HC
486 if (!panic_stack || !async_stack)
487 goto out;
98c7b388
HC
488 memcpy(lowcore, &S390_lowcore, 512);
489 memset((char *)lowcore + 512, 0, sizeof(*lowcore) - 512);
1cb6bb4b
HC
490 lowcore->async_stack = async_stack + ASYNC_SIZE;
491 lowcore->panic_stack = panic_stack + PAGE_SIZE;
492
493#ifndef CONFIG_64BIT
494 if (MACHINE_HAS_IEEE) {
495 unsigned long save_area;
496
497 save_area = get_zeroed_page(GFP_KERNEL);
498 if (!save_area)
33b1d09e 499 goto out;
1cb6bb4b
HC
500 lowcore->extended_save_area_addr = (u32) save_area;
501 }
c742b31c
MS
502#else
503 if (vdso_alloc_per_cpu(cpu, lowcore))
504 goto out;
1cb6bb4b
HC
505#endif
506 lowcore_ptr[cpu] = lowcore;
507 return 0;
508
591bb4f6 509out:
33b1d09e 510 free_page(panic_stack);
1cb6bb4b 511 free_pages(async_stack, ASYNC_ORDER);
1cb6bb4b
HC
512 free_pages((unsigned long) lowcore, lc_order);
513 return -ENOMEM;
514}
515
1cb6bb4b
HC
516static void smp_free_lowcore(int cpu)
517{
518 struct _lowcore *lowcore;
519 int lc_order;
520
521 lc_order = sizeof(long) == 8 ? 1 : 0;
522 lowcore = lowcore_ptr[cpu];
523#ifndef CONFIG_64BIT
524 if (MACHINE_HAS_IEEE)
525 free_page((unsigned long) lowcore->extended_save_area_addr);
c742b31c
MS
526#else
527 vdso_free_per_cpu(cpu, lowcore);
1cb6bb4b
HC
528#endif
529 free_page(lowcore->panic_stack - PAGE_SIZE);
530 free_pages(lowcore->async_stack - ASYNC_SIZE, ASYNC_ORDER);
531 free_pages((unsigned long) lowcore, lc_order);
532 lowcore_ptr[cpu] = NULL;
533}
1cb6bb4b 534
1da177e4 535/* Upping and downing of CPUs */
1cb6bb4b 536int __cpuinit __cpu_up(unsigned int cpu)
1da177e4
LT
537{
538 struct task_struct *idle;
39ce010d 539 struct _lowcore *cpu_lowcore;
1da177e4 540 struct stack_frame *sf;
39ce010d 541 sigp_ccode ccode;
d0d3cdf4 542 u32 lowcore;
1da177e4 543
08d07968
HC
544 if (smp_cpu_state[cpu] != CPU_STATE_CONFIGURED)
545 return -EIO;
1cb6bb4b
HC
546 if (smp_alloc_lowcore(cpu))
547 return -ENOMEM;
d0d3cdf4
HC
548 do {
549 ccode = signal_processor(cpu, sigp_initial_cpu_reset);
550 if (ccode == sigp_busy)
551 udelay(10);
552 if (ccode == sigp_not_operational)
553 goto err_out;
554 } while (ccode == sigp_busy);
555
556 lowcore = (u32)(unsigned long)lowcore_ptr[cpu];
557 while (signal_processor_p(lowcore, cpu, sigp_set_prefix) == sigp_busy)
558 udelay(10);
1da177e4
LT
559
560 idle = current_set[cpu];
39ce010d 561 cpu_lowcore = lowcore_ptr[cpu];
1da177e4 562 cpu_lowcore->kernel_stack = (unsigned long)
39ce010d 563 task_stack_page(idle) + THREAD_SIZE;
1cb6bb4b 564 cpu_lowcore->thread_info = (unsigned long) task_thread_info(idle);
1da177e4
LT
565 sf = (struct stack_frame *) (cpu_lowcore->kernel_stack
566 - sizeof(struct pt_regs)
567 - sizeof(struct stack_frame));
568 memset(sf, 0, sizeof(struct stack_frame));
569 sf->gprs[9] = (unsigned long) sf;
570 cpu_lowcore->save_area[15] = (unsigned long) sf;
24d3e210 571 __ctl_store(cpu_lowcore->cregs_save_area, 0, 15);
94c12cc7
MS
572 asm volatile(
573 " stam 0,15,0(%0)"
574 : : "a" (&cpu_lowcore->access_regs_save_area) : "memory");
1da177e4 575 cpu_lowcore->percpu_offset = __per_cpu_offset[cpu];
39ce010d 576 cpu_lowcore->current_task = (unsigned long) idle;
7b468488 577 cpu_lowcore->cpu_nr = cpu;
591bb4f6 578 cpu_lowcore->kernel_asce = S390_lowcore.kernel_asce;
25097bf1 579 cpu_lowcore->machine_flags = S390_lowcore.machine_flags;
dfd9f7ab 580 cpu_lowcore->ftrace_func = S390_lowcore.ftrace_func;
1da177e4 581 eieio();
699ff13f 582
39ce010d 583 while (signal_processor(cpu, sigp_restart) == sigp_busy)
699ff13f 584 udelay(10);
1da177e4
LT
585
586 while (!cpu_online(cpu))
587 cpu_relax();
588 return 0;
d0d3cdf4
HC
589
590err_out:
591 smp_free_lowcore(cpu);
592 return -EIO;
1da177e4
LT
593}
594
48483b32 595static int __init setup_possible_cpus(char *s)
255acee7 596{
48483b32 597 int pcpus, cpu;
255acee7 598
48483b32 599 pcpus = simple_strtoul(s, NULL, 0);
88e01285
HC
600 init_cpu_possible(cpumask_of(0));
601 for (cpu = 1; cpu < pcpus && cpu < nr_cpu_ids; cpu++)
def6cfb7 602 set_cpu_possible(cpu, true);
37a33026
HC
603 return 0;
604}
605early_param("possible_cpus", setup_possible_cpus);
606
48483b32
HC
607#ifdef CONFIG_HOTPLUG_CPU
608
39ce010d 609int __cpu_disable(void)
1da177e4 610{
94c12cc7 611 struct ec_creg_mask_parms cr_parms;
f3705136 612 int cpu = smp_processor_id();
1da177e4 613
f3705136 614 cpu_clear(cpu, cpu_online_map);
1da177e4 615
1da177e4 616 /* Disable pfault pseudo page faults on this cpu. */
29b08d2b 617 pfault_fini();
1da177e4 618
94c12cc7
MS
619 memset(&cr_parms.orvals, 0, sizeof(cr_parms.orvals));
620 memset(&cr_parms.andvals, 0xff, sizeof(cr_parms.andvals));
1da177e4 621
94c12cc7 622 /* disable all external interrupts */
1da177e4 623 cr_parms.orvals[0] = 0;
39ce010d
HC
624 cr_parms.andvals[0] = ~(1 << 15 | 1 << 14 | 1 << 13 | 1 << 12 |
625 1 << 11 | 1 << 10 | 1 << 6 | 1 << 4);
1da177e4 626 /* disable all I/O interrupts */
1da177e4 627 cr_parms.orvals[6] = 0;
39ce010d
HC
628 cr_parms.andvals[6] = ~(1 << 31 | 1 << 30 | 1 << 29 | 1 << 28 |
629 1 << 27 | 1 << 26 | 1 << 25 | 1 << 24);
1da177e4 630 /* disable most machine checks */
1da177e4 631 cr_parms.orvals[14] = 0;
39ce010d
HC
632 cr_parms.andvals[14] = ~(1 << 28 | 1 << 27 | 1 << 26 |
633 1 << 25 | 1 << 24);
94c12cc7 634
1da177e4
LT
635 smp_ctl_bit_callback(&cr_parms);
636
1da177e4
LT
637 return 0;
638}
639
39ce010d 640void __cpu_die(unsigned int cpu)
1da177e4
LT
641{
642 /* Wait until target cpu is down */
5c0b912e 643 while (!cpu_stopped(cpu))
1da177e4 644 cpu_relax();
1cb6bb4b 645 smp_free_lowcore(cpu);
395d31d4 646 pr_info("Processor %d stopped\n", cpu);
1da177e4
LT
647}
648
39ce010d 649void cpu_die(void)
1da177e4
LT
650{
651 idle_task_exit();
652 signal_processor(smp_processor_id(), sigp_stop);
653 BUG();
39ce010d 654 for (;;);
1da177e4
LT
655}
656
255acee7
HC
657#endif /* CONFIG_HOTPLUG_CPU */
658
1da177e4
LT
659void __init smp_prepare_cpus(unsigned int max_cpus)
660{
591bb4f6
HC
661#ifndef CONFIG_64BIT
662 unsigned long save_area = 0;
663#endif
664 unsigned long async_stack, panic_stack;
665 struct _lowcore *lowcore;
1da177e4 666 unsigned int cpu;
591bb4f6 667 int lc_order;
39ce010d 668
48483b32
HC
669 smp_detect_cpus();
670
39ce010d
HC
671 /* request the 0x1201 emergency signal external interrupt */
672 if (register_external_interrupt(0x1201, do_ext_call_interrupt) != 0)
673 panic("Couldn't request external interrupt 0x1201");
7b468488 674 print_cpu_info();
1da177e4 675
591bb4f6
HC
676 /* Reallocate current lowcore, but keep its contents. */
677 lc_order = sizeof(long) == 8 ? 1 : 0;
678 lowcore = (void *) __get_free_pages(GFP_KERNEL | GFP_DMA, lc_order);
679 panic_stack = __get_free_page(GFP_KERNEL);
680 async_stack = __get_free_pages(GFP_KERNEL, ASYNC_ORDER);
c742b31c 681 BUG_ON(!lowcore || !panic_stack || !async_stack);
347a8dc3 682#ifndef CONFIG_64BIT
77fa2245 683 if (MACHINE_HAS_IEEE)
591bb4f6 684 save_area = get_zeroed_page(GFP_KERNEL);
77fa2245 685#endif
591bb4f6
HC
686 local_irq_disable();
687 local_mcck_disable();
688 lowcore_ptr[smp_processor_id()] = lowcore;
689 *lowcore = S390_lowcore;
690 lowcore->panic_stack = panic_stack + PAGE_SIZE;
691 lowcore->async_stack = async_stack + ASYNC_SIZE;
692#ifndef CONFIG_64BIT
693 if (MACHINE_HAS_IEEE)
694 lowcore->extended_save_area_addr = (u32) save_area;
695#endif
696 set_prefix((u32)(unsigned long) lowcore);
697 local_mcck_enable();
698 local_irq_enable();
3a6ba460
HC
699#ifdef CONFIG_64BIT
700 if (vdso_alloc_per_cpu(smp_processor_id(), &S390_lowcore))
701 BUG();
702#endif
97db7fbf 703 for_each_possible_cpu(cpu)
1da177e4
LT
704 if (cpu != smp_processor_id())
705 smp_create_idle(cpu);
706}
707
ea1f4eec 708void __init smp_prepare_boot_cpu(void)
1da177e4
LT
709{
710 BUG_ON(smp_processor_id() != 0);
711
48483b32
HC
712 current_thread_info()->cpu = 0;
713 cpu_set(0, cpu_present_map);
1da177e4 714 cpu_set(0, cpu_online_map);
1da177e4
LT
715 S390_lowcore.percpu_offset = __per_cpu_offset[0];
716 current_set[0] = current;
08d07968 717 smp_cpu_state[0] = CPU_STATE_CONFIGURED;
c10fde0d 718 smp_cpu_polarization[0] = POLARIZATION_UNKNWN;
1da177e4
LT
719}
720
ea1f4eec 721void __init smp_cpus_done(unsigned int max_cpus)
1da177e4 722{
1da177e4
LT
723}
724
725/*
726 * the frequency of the profiling timer can be changed
727 * by writing a multiplier value into /proc/profile.
728 *
729 * usually you want to run this on all CPUs ;)
730 */
731int setup_profiling_timer(unsigned int multiplier)
732{
39ce010d 733 return 0;
1da177e4
LT
734}
735
08d07968 736#ifdef CONFIG_HOTPLUG_CPU
4a0b2b4d
AK
737static ssize_t cpu_configure_show(struct sys_device *dev,
738 struct sysdev_attribute *attr, char *buf)
08d07968
HC
739{
740 ssize_t count;
741
742 mutex_lock(&smp_cpu_state_mutex);
743 count = sprintf(buf, "%d\n", smp_cpu_state[dev->id]);
744 mutex_unlock(&smp_cpu_state_mutex);
745 return count;
746}
747
4a0b2b4d
AK
748static ssize_t cpu_configure_store(struct sys_device *dev,
749 struct sysdev_attribute *attr,
750 const char *buf, size_t count)
08d07968
HC
751{
752 int cpu = dev->id;
753 int val, rc;
754 char delim;
755
756 if (sscanf(buf, "%d %c", &val, &delim) != 1)
757 return -EINVAL;
758 if (val != 0 && val != 1)
759 return -EINVAL;
760
9d40d2e3 761 get_online_cpus();
0b18d318 762 mutex_lock(&smp_cpu_state_mutex);
08d07968
HC
763 rc = -EBUSY;
764 if (cpu_online(cpu))
765 goto out;
766 rc = 0;
767 switch (val) {
768 case 0:
769 if (smp_cpu_state[cpu] == CPU_STATE_CONFIGURED) {
770 rc = sclp_cpu_deconfigure(__cpu_logical_map[cpu]);
c10fde0d 771 if (!rc) {
08d07968 772 smp_cpu_state[cpu] = CPU_STATE_STANDBY;
c10fde0d
HC
773 smp_cpu_polarization[cpu] = POLARIZATION_UNKNWN;
774 }
08d07968
HC
775 }
776 break;
777 case 1:
778 if (smp_cpu_state[cpu] == CPU_STATE_STANDBY) {
779 rc = sclp_cpu_configure(__cpu_logical_map[cpu]);
c10fde0d 780 if (!rc) {
08d07968 781 smp_cpu_state[cpu] = CPU_STATE_CONFIGURED;
c10fde0d
HC
782 smp_cpu_polarization[cpu] = POLARIZATION_UNKNWN;
783 }
08d07968
HC
784 }
785 break;
786 default:
787 break;
788 }
789out:
08d07968 790 mutex_unlock(&smp_cpu_state_mutex);
0b18d318 791 put_online_cpus();
08d07968
HC
792 return rc ? rc : count;
793}
794static SYSDEV_ATTR(configure, 0644, cpu_configure_show, cpu_configure_store);
795#endif /* CONFIG_HOTPLUG_CPU */
796
4a0b2b4d
AK
797static ssize_t cpu_polarization_show(struct sys_device *dev,
798 struct sysdev_attribute *attr, char *buf)
c10fde0d
HC
799{
800 int cpu = dev->id;
801 ssize_t count;
802
803 mutex_lock(&smp_cpu_state_mutex);
804 switch (smp_cpu_polarization[cpu]) {
805 case POLARIZATION_HRZ:
806 count = sprintf(buf, "horizontal\n");
807 break;
808 case POLARIZATION_VL:
809 count = sprintf(buf, "vertical:low\n");
810 break;
811 case POLARIZATION_VM:
812 count = sprintf(buf, "vertical:medium\n");
813 break;
814 case POLARIZATION_VH:
815 count = sprintf(buf, "vertical:high\n");
816 break;
817 default:
818 count = sprintf(buf, "unknown\n");
819 break;
820 }
821 mutex_unlock(&smp_cpu_state_mutex);
822 return count;
823}
824static SYSDEV_ATTR(polarization, 0444, cpu_polarization_show, NULL);
825
4a0b2b4d
AK
826static ssize_t show_cpu_address(struct sys_device *dev,
827 struct sysdev_attribute *attr, char *buf)
08d07968
HC
828{
829 return sprintf(buf, "%d\n", __cpu_logical_map[dev->id]);
830}
831static SYSDEV_ATTR(address, 0444, show_cpu_address, NULL);
832
833
834static struct attribute *cpu_common_attrs[] = {
835#ifdef CONFIG_HOTPLUG_CPU
836 &attr_configure.attr,
837#endif
838 &attr_address.attr,
c10fde0d 839 &attr_polarization.attr,
08d07968
HC
840 NULL,
841};
842
843static struct attribute_group cpu_common_attr_group = {
844 .attrs = cpu_common_attrs,
845};
1da177e4 846
4a0b2b4d
AK
847static ssize_t show_capability(struct sys_device *dev,
848 struct sysdev_attribute *attr, char *buf)
2fc2d1e9
HC
849{
850 unsigned int capability;
851 int rc;
852
853 rc = get_cpu_capability(&capability);
854 if (rc)
855 return rc;
856 return sprintf(buf, "%u\n", capability);
857}
858static SYSDEV_ATTR(capability, 0444, show_capability, NULL);
859
4a0b2b4d
AK
860static ssize_t show_idle_count(struct sys_device *dev,
861 struct sysdev_attribute *attr, char *buf)
fae8b22d
HC
862{
863 struct s390_idle_data *idle;
864 unsigned long long idle_count;
e98bbaaf 865 unsigned int sequence;
fae8b22d
HC
866
867 idle = &per_cpu(s390_idle, dev->id);
e98bbaaf
MS
868repeat:
869 sequence = idle->sequence;
870 smp_rmb();
871 if (sequence & 1)
872 goto repeat;
fae8b22d 873 idle_count = idle->idle_count;
6f430924
MS
874 if (idle->idle_enter)
875 idle_count++;
e98bbaaf
MS
876 smp_rmb();
877 if (idle->sequence != sequence)
878 goto repeat;
fae8b22d
HC
879 return sprintf(buf, "%llu\n", idle_count);
880}
881static SYSDEV_ATTR(idle_count, 0444, show_idle_count, NULL);
882
4a0b2b4d
AK
883static ssize_t show_idle_time(struct sys_device *dev,
884 struct sysdev_attribute *attr, char *buf)
fae8b22d
HC
885{
886 struct s390_idle_data *idle;
6f430924 887 unsigned long long now, idle_time, idle_enter;
e98bbaaf 888 unsigned int sequence;
fae8b22d
HC
889
890 idle = &per_cpu(s390_idle, dev->id);
6f430924 891 now = get_clock();
e98bbaaf
MS
892repeat:
893 sequence = idle->sequence;
894 smp_rmb();
895 if (sequence & 1)
896 goto repeat;
6f430924
MS
897 idle_time = idle->idle_time;
898 idle_enter = idle->idle_enter;
899 if (idle_enter != 0ULL && idle_enter < now)
900 idle_time += now - idle_enter;
e98bbaaf
MS
901 smp_rmb();
902 if (idle->sequence != sequence)
903 goto repeat;
6f430924 904 return sprintf(buf, "%llu\n", idle_time >> 12);
fae8b22d 905}
69d39d66 906static SYSDEV_ATTR(idle_time_us, 0444, show_idle_time, NULL);
fae8b22d 907
08d07968 908static struct attribute *cpu_online_attrs[] = {
fae8b22d
HC
909 &attr_capability.attr,
910 &attr_idle_count.attr,
69d39d66 911 &attr_idle_time_us.attr,
fae8b22d
HC
912 NULL,
913};
914
08d07968
HC
915static struct attribute_group cpu_online_attr_group = {
916 .attrs = cpu_online_attrs,
fae8b22d
HC
917};
918
2fc2d1e9
HC
919static int __cpuinit smp_cpu_notify(struct notifier_block *self,
920 unsigned long action, void *hcpu)
921{
922 unsigned int cpu = (unsigned int)(long)hcpu;
923 struct cpu *c = &per_cpu(cpu_devices, cpu);
924 struct sys_device *s = &c->sysdev;
fae8b22d 925 struct s390_idle_data *idle;
2fc2d1e9
HC
926
927 switch (action) {
928 case CPU_ONLINE:
8bb78442 929 case CPU_ONLINE_FROZEN:
fae8b22d 930 idle = &per_cpu(s390_idle, cpu);
e98bbaaf 931 memset(idle, 0, sizeof(struct s390_idle_data));
08d07968 932 if (sysfs_create_group(&s->kobj, &cpu_online_attr_group))
2fc2d1e9
HC
933 return NOTIFY_BAD;
934 break;
935 case CPU_DEAD:
8bb78442 936 case CPU_DEAD_FROZEN:
08d07968 937 sysfs_remove_group(&s->kobj, &cpu_online_attr_group);
2fc2d1e9
HC
938 break;
939 }
940 return NOTIFY_OK;
941}
942
943static struct notifier_block __cpuinitdata smp_cpu_nb = {
39ce010d 944 .notifier_call = smp_cpu_notify,
2fc2d1e9
HC
945};
946
2bc89b5e 947static int __devinit smp_add_present_cpu(int cpu)
08d07968
HC
948{
949 struct cpu *c = &per_cpu(cpu_devices, cpu);
950 struct sys_device *s = &c->sysdev;
951 int rc;
952
953 c->hotpluggable = 1;
954 rc = register_cpu(c, cpu);
955 if (rc)
956 goto out;
957 rc = sysfs_create_group(&s->kobj, &cpu_common_attr_group);
958 if (rc)
959 goto out_cpu;
960 if (!cpu_online(cpu))
961 goto out;
962 rc = sysfs_create_group(&s->kobj, &cpu_online_attr_group);
963 if (!rc)
964 return 0;
965 sysfs_remove_group(&s->kobj, &cpu_common_attr_group);
966out_cpu:
967#ifdef CONFIG_HOTPLUG_CPU
968 unregister_cpu(c);
969#endif
970out:
971 return rc;
972}
973
974#ifdef CONFIG_HOTPLUG_CPU
1e489518 975
67060d9c 976int __ref smp_rescan_cpus(void)
08d07968
HC
977{
978 cpumask_t newcpus;
979 int cpu;
980 int rc;
981
9d40d2e3 982 get_online_cpus();
0b18d318 983 mutex_lock(&smp_cpu_state_mutex);
08d07968 984 newcpus = cpu_present_map;
1e489518 985 rc = __smp_rescan_cpus();
08d07968
HC
986 if (rc)
987 goto out;
988 cpus_andnot(newcpus, cpu_present_map, newcpus);
989 for_each_cpu_mask(cpu, newcpus) {
990 rc = smp_add_present_cpu(cpu);
991 if (rc)
992 cpu_clear(cpu, cpu_present_map);
993 }
994 rc = 0;
995out:
08d07968 996 mutex_unlock(&smp_cpu_state_mutex);
0b18d318 997 put_online_cpus();
c10fde0d
HC
998 if (!cpus_empty(newcpus))
999 topology_schedule_update();
1e489518
HC
1000 return rc;
1001}
1002
da5aae70 1003static ssize_t __ref rescan_store(struct sysdev_class *class, const char *buf,
1e489518
HC
1004 size_t count)
1005{
1006 int rc;
1007
1008 rc = smp_rescan_cpus();
08d07968
HC
1009 return rc ? rc : count;
1010}
da5aae70 1011static SYSDEV_CLASS_ATTR(rescan, 0200, NULL, rescan_store);
08d07968
HC
1012#endif /* CONFIG_HOTPLUG_CPU */
1013
da5aae70 1014static ssize_t dispatching_show(struct sysdev_class *class, char *buf)
c10fde0d
HC
1015{
1016 ssize_t count;
1017
1018 mutex_lock(&smp_cpu_state_mutex);
1019 count = sprintf(buf, "%d\n", cpu_management);
1020 mutex_unlock(&smp_cpu_state_mutex);
1021 return count;
1022}
1023
da5aae70
HC
1024static ssize_t dispatching_store(struct sysdev_class *dev, const char *buf,
1025 size_t count)
c10fde0d
HC
1026{
1027 int val, rc;
1028 char delim;
1029
1030 if (sscanf(buf, "%d %c", &val, &delim) != 1)
1031 return -EINVAL;
1032 if (val != 0 && val != 1)
1033 return -EINVAL;
1034 rc = 0;
c10fde0d 1035 get_online_cpus();
0b18d318 1036 mutex_lock(&smp_cpu_state_mutex);
c10fde0d
HC
1037 if (cpu_management == val)
1038 goto out;
1039 rc = topology_set_cpu_management(val);
1040 if (!rc)
1041 cpu_management = val;
1042out:
c10fde0d 1043 mutex_unlock(&smp_cpu_state_mutex);
0b18d318 1044 put_online_cpus();
c10fde0d
HC
1045 return rc ? rc : count;
1046}
da5aae70
HC
1047static SYSDEV_CLASS_ATTR(dispatching, 0644, dispatching_show,
1048 dispatching_store);
c10fde0d 1049
155af2f9
HJP
1050/*
1051 * If the resume kernel runs on another cpu than the suspended kernel,
1052 * we have to switch the cpu IDs in the logical map.
1053 */
1054void smp_switch_boot_cpu_in_resume(u32 resume_phys_cpu_id,
1055 struct _lowcore *suspend_lowcore)
1056{
1057 int cpu, suspend_cpu_id, resume_cpu_id;
1058 u32 suspend_phys_cpu_id;
1059
1060 suspend_phys_cpu_id = __cpu_logical_map[suspend_lowcore->cpu_nr];
1061 suspend_cpu_id = suspend_lowcore->cpu_nr;
1062
1063 for_each_present_cpu(cpu) {
1064 if (__cpu_logical_map[cpu] == resume_phys_cpu_id) {
1065 resume_cpu_id = cpu;
1066 goto found;
1067 }
1068 }
1069 panic("Could not find resume cpu in logical map.\n");
1070
1071found:
1072 printk("Resume cpu ID: %i/%i\n", resume_phys_cpu_id, resume_cpu_id);
1073 printk("Suspend cpu ID: %i/%i\n", suspend_phys_cpu_id, suspend_cpu_id);
1074
1075 __cpu_logical_map[resume_cpu_id] = suspend_phys_cpu_id;
1076 __cpu_logical_map[suspend_cpu_id] = resume_phys_cpu_id;
1077
1078 lowcore_ptr[suspend_cpu_id]->cpu_addr = resume_phys_cpu_id;
1079}
1080
1081u32 smp_get_phys_cpu_id(void)
1082{
1083 return __cpu_logical_map[smp_processor_id()];
1084}
1085
1da177e4
LT
1086static int __init topology_init(void)
1087{
1088 int cpu;
fae8b22d 1089 int rc;
2fc2d1e9
HC
1090
1091 register_cpu_notifier(&smp_cpu_nb);
1da177e4 1092
08d07968 1093#ifdef CONFIG_HOTPLUG_CPU
da5aae70 1094 rc = sysdev_class_create_file(&cpu_sysdev_class, &attr_rescan);
08d07968
HC
1095 if (rc)
1096 return rc;
1097#endif
da5aae70 1098 rc = sysdev_class_create_file(&cpu_sysdev_class, &attr_dispatching);
c10fde0d
HC
1099 if (rc)
1100 return rc;
08d07968
HC
1101 for_each_present_cpu(cpu) {
1102 rc = smp_add_present_cpu(cpu);
fae8b22d
HC
1103 if (rc)
1104 return rc;
1da177e4
LT
1105 }
1106 return 0;
1107}
1da177e4 1108subsys_initcall(topology_init);