]> git.proxmox.com Git - mirror_ubuntu-bionic-kernel.git/blame - arch/s390/kvm/priv.c
kvm: x86: mask out XSAVES
[mirror_ubuntu-bionic-kernel.git] / arch / s390 / kvm / priv.c
CommitLineData
453423dc 1/*
a53c8fab 2 * handling privileged instructions
453423dc 3 *
69d0d3a3 4 * Copyright IBM Corp. 2008, 2013
453423dc
CB
5 *
6 * This program is free software; you can redistribute it and/or modify
7 * it under the terms of the GNU General Public License (version 2 only)
8 * as published by the Free Software Foundation.
9 *
10 * Author(s): Carsten Otte <cotte@de.ibm.com>
11 * Christian Borntraeger <borntraeger@de.ibm.com>
12 */
13
14#include <linux/kvm.h>
5a0e3ad6 15#include <linux/gfp.h>
453423dc 16#include <linux/errno.h>
b13b5dc7 17#include <linux/compat.h>
7c959e82 18#include <asm/asm-offsets.h>
e769ece3 19#include <asm/facility.h>
453423dc
CB
20#include <asm/current.h>
21#include <asm/debug.h>
22#include <asm/ebcdic.h>
23#include <asm/sysinfo.h>
69d0d3a3
CB
24#include <asm/pgtable.h>
25#include <asm/pgalloc.h>
26#include <asm/io.h>
48a3e950
CH
27#include <asm/ptrace.h>
28#include <asm/compat.h>
453423dc
CB
29#include "gaccess.h"
30#include "kvm-s390.h"
5786fffa 31#include "trace.h"
453423dc 32
6a3f95a6
TH
33/* Handle SCK (SET CLOCK) interception */
34static int handle_set_clock(struct kvm_vcpu *vcpu)
35{
36 struct kvm_vcpu *cpup;
37 s64 hostclk, val;
0e7a3f94 38 int i, rc;
6a3f95a6 39 u64 op2;
6a3f95a6
TH
40
41 if (vcpu->arch.sie_block->gpsw.mask & PSW_MASK_PSTATE)
42 return kvm_s390_inject_program_int(vcpu, PGM_PRIVILEGED_OP);
43
44 op2 = kvm_s390_get_base_disp_s(vcpu);
45 if (op2 & 7) /* Operand must be on a doubleword boundary */
46 return kvm_s390_inject_program_int(vcpu, PGM_SPECIFICATION);
0e7a3f94
HC
47 rc = read_guest(vcpu, op2, &val, sizeof(val));
48 if (rc)
49 return kvm_s390_inject_prog_cond(vcpu, rc);
6a3f95a6
TH
50
51 if (store_tod_clock(&hostclk)) {
52 kvm_s390_set_psw_cc(vcpu, 3);
53 return 0;
54 }
55 val = (val - hostclk) & ~0x3fUL;
56
57 mutex_lock(&vcpu->kvm->lock);
58 kvm_for_each_vcpu(i, cpup, vcpu->kvm)
59 cpup->arch.sie_block->epoch = val;
60 mutex_unlock(&vcpu->kvm->lock);
61
62 kvm_s390_set_psw_cc(vcpu, 0);
63 return 0;
64}
65
453423dc
CB
66static int handle_set_prefix(struct kvm_vcpu *vcpu)
67{
453423dc 68 u64 operand2;
665170cb
HC
69 u32 address;
70 int rc;
453423dc
CB
71
72 vcpu->stat.instruction_spx++;
73
5087dfa6
TH
74 if (vcpu->arch.sie_block->gpsw.mask & PSW_MASK_PSTATE)
75 return kvm_s390_inject_program_int(vcpu, PGM_PRIVILEGED_OP);
76
b1c571a5 77 operand2 = kvm_s390_get_base_disp_s(vcpu);
453423dc
CB
78
79 /* must be word boundary */
db4a29cb
HC
80 if (operand2 & 3)
81 return kvm_s390_inject_program_int(vcpu, PGM_SPECIFICATION);
453423dc
CB
82
83 /* get the value */
665170cb
HC
84 rc = read_guest(vcpu, operand2, &address, sizeof(address));
85 if (rc)
86 return kvm_s390_inject_prog_cond(vcpu, rc);
87
88 address &= 0x7fffe000u;
89
90 /*
91 * Make sure the new value is valid memory. We only need to check the
92 * first page, since address is 8k aligned and memory pieces are always
93 * at least 1MB aligned and have at least a size of 1MB.
94 */
95 if (kvm_is_error_gpa(vcpu->kvm, address))
db4a29cb 96 return kvm_s390_inject_program_int(vcpu, PGM_ADDRESSING);
453423dc 97
8d26cf7b 98 kvm_s390_set_prefix(vcpu, address);
453423dc
CB
99
100 VCPU_EVENT(vcpu, 5, "setting prefix to %x", address);
5786fffa 101 trace_kvm_s390_handle_prefix(vcpu, 1, address);
453423dc
CB
102 return 0;
103}
104
105static int handle_store_prefix(struct kvm_vcpu *vcpu)
106{
453423dc
CB
107 u64 operand2;
108 u32 address;
f748f4a7 109 int rc;
453423dc
CB
110
111 vcpu->stat.instruction_stpx++;
b1c571a5 112
5087dfa6
TH
113 if (vcpu->arch.sie_block->gpsw.mask & PSW_MASK_PSTATE)
114 return kvm_s390_inject_program_int(vcpu, PGM_PRIVILEGED_OP);
115
b1c571a5 116 operand2 = kvm_s390_get_base_disp_s(vcpu);
453423dc
CB
117
118 /* must be word boundary */
db4a29cb
HC
119 if (operand2 & 3)
120 return kvm_s390_inject_program_int(vcpu, PGM_SPECIFICATION);
453423dc 121
fda902cb 122 address = kvm_s390_get_prefix(vcpu);
453423dc
CB
123
124 /* get the value */
f748f4a7
HC
125 rc = write_guest(vcpu, operand2, &address, sizeof(address));
126 if (rc)
127 return kvm_s390_inject_prog_cond(vcpu, rc);
453423dc
CB
128
129 VCPU_EVENT(vcpu, 5, "storing prefix to %x", address);
5786fffa 130 trace_kvm_s390_handle_prefix(vcpu, 0, address);
453423dc
CB
131 return 0;
132}
133
134static int handle_store_cpu_address(struct kvm_vcpu *vcpu)
135{
8b96de0e
HC
136 u16 vcpu_id = vcpu->vcpu_id;
137 u64 ga;
138 int rc;
453423dc
CB
139
140 vcpu->stat.instruction_stap++;
b1c571a5 141
5087dfa6
TH
142 if (vcpu->arch.sie_block->gpsw.mask & PSW_MASK_PSTATE)
143 return kvm_s390_inject_program_int(vcpu, PGM_PRIVILEGED_OP);
144
8b96de0e 145 ga = kvm_s390_get_base_disp_s(vcpu);
453423dc 146
8b96de0e 147 if (ga & 1)
db4a29cb 148 return kvm_s390_inject_program_int(vcpu, PGM_SPECIFICATION);
453423dc 149
8b96de0e
HC
150 rc = write_guest(vcpu, ga, &vcpu_id, sizeof(vcpu_id));
151 if (rc)
152 return kvm_s390_inject_prog_cond(vcpu, rc);
453423dc 153
8b96de0e
HC
154 VCPU_EVENT(vcpu, 5, "storing cpu address to %llx", ga);
155 trace_kvm_s390_handle_stap(vcpu, ga);
453423dc
CB
156 return 0;
157}
158
693ffc08
DD
159static void __skey_check_enable(struct kvm_vcpu *vcpu)
160{
161 if (!(vcpu->arch.sie_block->ictl & (ICTL_ISKE | ICTL_SSKE | ICTL_RRBE)))
162 return;
163
164 s390_enable_skey();
165 trace_kvm_s390_skey_related_inst(vcpu);
166 vcpu->arch.sie_block->ictl &= ~(ICTL_ISKE | ICTL_SSKE | ICTL_RRBE);
167}
168
169
453423dc
CB
170static int handle_skey(struct kvm_vcpu *vcpu)
171{
693ffc08
DD
172 __skey_check_enable(vcpu);
173
453423dc 174 vcpu->stat.instruction_storage_key++;
5087dfa6
TH
175
176 if (vcpu->arch.sie_block->gpsw.mask & PSW_MASK_PSTATE)
177 return kvm_s390_inject_program_int(vcpu, PGM_PRIVILEGED_OP);
178
dfcf7dc6
MS
179 vcpu->arch.sie_block->gpsw.addr =
180 __rewind_psw(vcpu->arch.sie_block->gpsw, 4);
453423dc
CB
181 VCPU_EVENT(vcpu, 4, "%s", "retrying storage key operation");
182 return 0;
183}
184
8a242234
HC
185static int handle_ipte_interlock(struct kvm_vcpu *vcpu)
186{
187 psw_t *psw = &vcpu->arch.sie_block->gpsw;
188
189 vcpu->stat.instruction_ipte_interlock++;
190 if (psw_bits(*psw).p)
191 return kvm_s390_inject_program_int(vcpu, PGM_PRIVILEGED_OP);
192 wait_event(vcpu->kvm->arch.ipte_wq, !ipte_lock_held(vcpu));
193 psw->addr = __rewind_psw(*psw, 4);
194 VCPU_EVENT(vcpu, 4, "%s", "retrying ipte interlock operation");
195 return 0;
196}
197
aca84241
TH
198static int handle_test_block(struct kvm_vcpu *vcpu)
199{
aca84241
TH
200 gpa_t addr;
201 int reg2;
202
203 if (vcpu->arch.sie_block->gpsw.mask & PSW_MASK_PSTATE)
204 return kvm_s390_inject_program_int(vcpu, PGM_PRIVILEGED_OP);
205
206 kvm_s390_get_regs_rre(vcpu, NULL, &reg2);
207 addr = vcpu->run->s.regs.gprs[reg2] & PAGE_MASK;
e45efa28
TH
208 addr = kvm_s390_logical_to_effective(vcpu, addr);
209 if (kvm_s390_check_low_addr_protection(vcpu, addr))
210 return kvm_s390_inject_prog_irq(vcpu, &vcpu->arch.pgm);
aca84241
TH
211 addr = kvm_s390_real_to_abs(vcpu, addr);
212
ef23e779 213 if (kvm_is_error_gpa(vcpu->kvm, addr))
aca84241
TH
214 return kvm_s390_inject_program_int(vcpu, PGM_ADDRESSING);
215 /*
216 * We don't expect errors on modern systems, and do not care
217 * about storage keys (yet), so let's just clear the page.
218 */
ef23e779 219 if (kvm_clear_guest(vcpu->kvm, addr, PAGE_SIZE))
aca84241
TH
220 return -EFAULT;
221 kvm_s390_set_psw_cc(vcpu, 0);
222 vcpu->run->s.regs.gprs[0] = 0;
223 return 0;
224}
225
fa6b7fe9 226static int handle_tpi(struct kvm_vcpu *vcpu)
453423dc 227{
fa6b7fe9 228 struct kvm_s390_interrupt_info *inti;
4799b557
HC
229 unsigned long len;
230 u32 tpi_data[3];
231 int cc, rc;
7c959e82 232 u64 addr;
fa6b7fe9 233
4799b557 234 rc = 0;
fa6b7fe9 235 addr = kvm_s390_get_base_disp_s(vcpu);
db4a29cb
HC
236 if (addr & 3)
237 return kvm_s390_inject_program_int(vcpu, PGM_SPECIFICATION);
7c959e82 238 cc = 0;
f092669e 239 inti = kvm_s390_get_io_int(vcpu->kvm, vcpu->arch.sie_block->gcr[6], 0);
7c959e82
HC
240 if (!inti)
241 goto no_interrupt;
242 cc = 1;
4799b557
HC
243 tpi_data[0] = inti->io.subchannel_id << 16 | inti->io.subchannel_nr;
244 tpi_data[1] = inti->io.io_int_parm;
245 tpi_data[2] = inti->io.io_int_word;
7c959e82
HC
246 if (addr) {
247 /*
248 * Store the two-word I/O interruption code into the
249 * provided area.
250 */
4799b557
HC
251 len = sizeof(tpi_data) - 4;
252 rc = write_guest(vcpu, addr, &tpi_data, len);
253 if (rc)
254 return kvm_s390_inject_prog_cond(vcpu, rc);
7c959e82
HC
255 } else {
256 /*
257 * Store the three-word I/O interruption code into
258 * the appropriate lowcore area.
259 */
4799b557
HC
260 len = sizeof(tpi_data);
261 if (write_guest_lc(vcpu, __LC_SUBCHANNEL_ID, &tpi_data, len))
262 rc = -EFAULT;
7c959e82 263 }
2f32d4ea
CH
264 /*
265 * If we encounter a problem storing the interruption code, the
266 * instruction is suppressed from the guest's view: reinject the
267 * interrupt.
268 */
269 if (!rc)
270 kfree(inti);
271 else
272 kvm_s390_reinject_io_int(vcpu->kvm, inti);
7c959e82 273no_interrupt:
fa6b7fe9 274 /* Set condition code and we're done. */
4799b557
HC
275 if (!rc)
276 kvm_s390_set_psw_cc(vcpu, cc);
277 return rc ? -EFAULT : 0;
453423dc
CB
278}
279
fa6b7fe9
CH
280static int handle_tsch(struct kvm_vcpu *vcpu)
281{
282 struct kvm_s390_interrupt_info *inti;
283
284 inti = kvm_s390_get_io_int(vcpu->kvm, 0,
285 vcpu->run->s.regs.gprs[1]);
286
287 /*
288 * Prepare exit to userspace.
289 * We indicate whether we dequeued a pending I/O interrupt
290 * so that userspace can re-inject it if the instruction gets
291 * a program check. While this may re-order the pending I/O
292 * interrupts, this is no problem since the priority is kept
293 * intact.
294 */
295 vcpu->run->exit_reason = KVM_EXIT_S390_TSCH;
296 vcpu->run->s390_tsch.dequeued = !!inti;
297 if (inti) {
298 vcpu->run->s390_tsch.subchannel_id = inti->io.subchannel_id;
299 vcpu->run->s390_tsch.subchannel_nr = inti->io.subchannel_nr;
300 vcpu->run->s390_tsch.io_int_parm = inti->io.io_int_parm;
301 vcpu->run->s390_tsch.io_int_word = inti->io.io_int_word;
302 }
303 vcpu->run->s390_tsch.ipb = vcpu->arch.sie_block->ipb;
304 kfree(inti);
305 return -EREMOTE;
306}
307
308static int handle_io_inst(struct kvm_vcpu *vcpu)
309{
310 VCPU_EVENT(vcpu, 4, "%s", "I/O instruction");
311
5087dfa6
TH
312 if (vcpu->arch.sie_block->gpsw.mask & PSW_MASK_PSTATE)
313 return kvm_s390_inject_program_int(vcpu, PGM_PRIVILEGED_OP);
314
fa6b7fe9
CH
315 if (vcpu->kvm->arch.css_support) {
316 /*
317 * Most I/O instructions will be handled by userspace.
318 * Exceptions are tpi and the interrupt portion of tsch.
319 */
320 if (vcpu->arch.sie_block->ipa == 0xb236)
321 return handle_tpi(vcpu);
322 if (vcpu->arch.sie_block->ipa == 0xb235)
323 return handle_tsch(vcpu);
324 /* Handle in userspace. */
325 return -EOPNOTSUPP;
326 } else {
327 /*
b4a96015 328 * Set condition code 3 to stop the guest from issuing channel
fa6b7fe9
CH
329 * I/O instructions.
330 */
ea828ebf 331 kvm_s390_set_psw_cc(vcpu, 3);
fa6b7fe9
CH
332 return 0;
333 }
334}
335
453423dc
CB
336static int handle_stfl(struct kvm_vcpu *vcpu)
337{
453423dc
CB
338 int rc;
339
340 vcpu->stat.instruction_stfl++;
5087dfa6
TH
341
342 if (vcpu->arch.sie_block->gpsw.mask & PSW_MASK_PSTATE)
343 return kvm_s390_inject_program_int(vcpu, PGM_PRIVILEGED_OP);
344
0f9701c6
HC
345 rc = write_guest_lc(vcpu, offsetof(struct _lowcore, stfl_fac_list),
346 vfacilities, 4);
dc5008b9 347 if (rc)
0f9701c6 348 return rc;
78c4b59f
MM
349 VCPU_EVENT(vcpu, 5, "store facility list value %x",
350 *(unsigned int *) vfacilities);
351 trace_kvm_s390_handle_stfl(vcpu, *(unsigned int *) vfacilities);
453423dc
CB
352 return 0;
353}
354
48a3e950
CH
355#define PSW_MASK_ADDR_MODE (PSW_MASK_EA | PSW_MASK_BA)
356#define PSW_MASK_UNASSIGNED 0xb80800fe7fffffffUL
d21683ea 357#define PSW_ADDR_24 0x0000000000ffffffUL
48a3e950
CH
358#define PSW_ADDR_31 0x000000007fffffffUL
359
a3fb577e
TH
360int is_valid_psw(psw_t *psw)
361{
3736b874
HC
362 if (psw->mask & PSW_MASK_UNASSIGNED)
363 return 0;
364 if ((psw->mask & PSW_MASK_ADDR_MODE) == PSW_MASK_BA) {
365 if (psw->addr & ~PSW_ADDR_31)
366 return 0;
367 }
368 if (!(psw->mask & PSW_MASK_ADDR_MODE) && (psw->addr & ~PSW_ADDR_24))
369 return 0;
370 if ((psw->mask & PSW_MASK_ADDR_MODE) == PSW_MASK_EA)
371 return 0;
a3fb577e
TH
372 if (psw->addr & 1)
373 return 0;
3736b874
HC
374 return 1;
375}
376
48a3e950
CH
377int kvm_s390_handle_lpsw(struct kvm_vcpu *vcpu)
378{
3736b874 379 psw_t *gpsw = &vcpu->arch.sie_block->gpsw;
48a3e950 380 psw_compat_t new_psw;
3736b874 381 u64 addr;
2d8bcaed 382 int rc;
48a3e950 383
3736b874 384 if (gpsw->mask & PSW_MASK_PSTATE)
208dd756
TH
385 return kvm_s390_inject_program_int(vcpu, PGM_PRIVILEGED_OP);
386
48a3e950 387 addr = kvm_s390_get_base_disp_s(vcpu);
6fd0fcc9
HC
388 if (addr & 7)
389 return kvm_s390_inject_program_int(vcpu, PGM_SPECIFICATION);
2d8bcaed
HC
390
391 rc = read_guest(vcpu, addr, &new_psw, sizeof(new_psw));
392 if (rc)
393 return kvm_s390_inject_prog_cond(vcpu, rc);
6fd0fcc9
HC
394 if (!(new_psw.mask & PSW32_MASK_BASE))
395 return kvm_s390_inject_program_int(vcpu, PGM_SPECIFICATION);
3736b874
HC
396 gpsw->mask = (new_psw.mask & ~PSW32_MASK_BASE) << 32;
397 gpsw->mask |= new_psw.addr & PSW32_ADDR_AMODE;
398 gpsw->addr = new_psw.addr & ~PSW32_ADDR_AMODE;
399 if (!is_valid_psw(gpsw))
6fd0fcc9 400 return kvm_s390_inject_program_int(vcpu, PGM_SPECIFICATION);
48a3e950
CH
401 return 0;
402}
403
404static int handle_lpswe(struct kvm_vcpu *vcpu)
405{
48a3e950 406 psw_t new_psw;
3736b874 407 u64 addr;
2d8bcaed 408 int rc;
48a3e950 409
5087dfa6
TH
410 if (vcpu->arch.sie_block->gpsw.mask & PSW_MASK_PSTATE)
411 return kvm_s390_inject_program_int(vcpu, PGM_PRIVILEGED_OP);
412
48a3e950 413 addr = kvm_s390_get_base_disp_s(vcpu);
6fd0fcc9
HC
414 if (addr & 7)
415 return kvm_s390_inject_program_int(vcpu, PGM_SPECIFICATION);
2d8bcaed
HC
416 rc = read_guest(vcpu, addr, &new_psw, sizeof(new_psw));
417 if (rc)
418 return kvm_s390_inject_prog_cond(vcpu, rc);
3736b874
HC
419 vcpu->arch.sie_block->gpsw = new_psw;
420 if (!is_valid_psw(&vcpu->arch.sie_block->gpsw))
6fd0fcc9 421 return kvm_s390_inject_program_int(vcpu, PGM_SPECIFICATION);
48a3e950
CH
422 return 0;
423}
424
453423dc
CB
425static int handle_stidp(struct kvm_vcpu *vcpu)
426{
7d777d78 427 u64 stidp_data = vcpu->arch.stidp_data;
453423dc 428 u64 operand2;
7d777d78 429 int rc;
453423dc
CB
430
431 vcpu->stat.instruction_stidp++;
b1c571a5 432
5087dfa6
TH
433 if (vcpu->arch.sie_block->gpsw.mask & PSW_MASK_PSTATE)
434 return kvm_s390_inject_program_int(vcpu, PGM_PRIVILEGED_OP);
435
b1c571a5 436 operand2 = kvm_s390_get_base_disp_s(vcpu);
453423dc 437
db4a29cb
HC
438 if (operand2 & 7)
439 return kvm_s390_inject_program_int(vcpu, PGM_SPECIFICATION);
453423dc 440
7d777d78
HC
441 rc = write_guest(vcpu, operand2, &stidp_data, sizeof(stidp_data));
442 if (rc)
443 return kvm_s390_inject_prog_cond(vcpu, rc);
453423dc
CB
444
445 VCPU_EVENT(vcpu, 5, "%s", "store cpu id");
453423dc
CB
446 return 0;
447}
448
449static void handle_stsi_3_2_2(struct kvm_vcpu *vcpu, struct sysinfo_3_2_2 *mem)
450{
453423dc
CB
451 int cpus = 0;
452 int n;
453
ff520a63 454 cpus = atomic_read(&vcpu->kvm->online_vcpus);
453423dc
CB
455
456 /* deal with other level 3 hypervisors */
caf757c6 457 if (stsi(mem, 3, 2, 2))
453423dc
CB
458 mem->count = 0;
459 if (mem->count < 8)
460 mem->count++;
461 for (n = mem->count - 1; n > 0 ; n--)
462 memcpy(&mem->vm[n], &mem->vm[n - 1], sizeof(mem->vm[0]));
463
464 mem->vm[0].cpus_total = cpus;
465 mem->vm[0].cpus_configured = cpus;
466 mem->vm[0].cpus_standby = 0;
467 mem->vm[0].cpus_reserved = 0;
468 mem->vm[0].caf = 1000;
469 memcpy(mem->vm[0].name, "KVMguest", 8);
470 ASCEBC(mem->vm[0].name, 8);
471 memcpy(mem->vm[0].cpi, "KVM/Linux ", 16);
472 ASCEBC(mem->vm[0].cpi, 16);
473}
474
475static int handle_stsi(struct kvm_vcpu *vcpu)
476{
5a32c1af
CB
477 int fc = (vcpu->run->s.regs.gprs[0] & 0xf0000000) >> 28;
478 int sel1 = vcpu->run->s.regs.gprs[0] & 0xff;
479 int sel2 = vcpu->run->s.regs.gprs[1] & 0xffff;
c51f068c 480 unsigned long mem = 0;
453423dc 481 u64 operand2;
db4a29cb 482 int rc = 0;
453423dc
CB
483
484 vcpu->stat.instruction_stsi++;
485 VCPU_EVENT(vcpu, 4, "stsi: fc: %x sel1: %x sel2: %x", fc, sel1, sel2);
486
5087dfa6
TH
487 if (vcpu->arch.sie_block->gpsw.mask & PSW_MASK_PSTATE)
488 return kvm_s390_inject_program_int(vcpu, PGM_PRIVILEGED_OP);
489
87d41fb4 490 if (fc > 3) {
ea828ebf 491 kvm_s390_set_psw_cc(vcpu, 3);
87d41fb4
TH
492 return 0;
493 }
453423dc 494
87d41fb4
TH
495 if (vcpu->run->s.regs.gprs[0] & 0x0fffff00
496 || vcpu->run->s.regs.gprs[1] & 0xffff0000)
453423dc
CB
497 return kvm_s390_inject_program_int(vcpu, PGM_SPECIFICATION);
498
87d41fb4 499 if (fc == 0) {
5a32c1af 500 vcpu->run->s.regs.gprs[0] = 3 << 28;
ea828ebf 501 kvm_s390_set_psw_cc(vcpu, 0);
453423dc 502 return 0;
87d41fb4
TH
503 }
504
505 operand2 = kvm_s390_get_base_disp_s(vcpu);
506
507 if (operand2 & 0xfff)
508 return kvm_s390_inject_program_int(vcpu, PGM_SPECIFICATION);
509
510 switch (fc) {
453423dc
CB
511 case 1: /* same handling for 1 and 2 */
512 case 2:
513 mem = get_zeroed_page(GFP_KERNEL);
514 if (!mem)
c51f068c 515 goto out_no_data;
caf757c6 516 if (stsi((void *) mem, fc, sel1, sel2))
c51f068c 517 goto out_no_data;
453423dc
CB
518 break;
519 case 3:
520 if (sel1 != 2 || sel2 != 2)
c51f068c 521 goto out_no_data;
453423dc
CB
522 mem = get_zeroed_page(GFP_KERNEL);
523 if (!mem)
c51f068c 524 goto out_no_data;
453423dc
CB
525 handle_stsi_3_2_2(vcpu, (void *) mem);
526 break;
453423dc
CB
527 }
528
645c5bc1
HC
529 rc = write_guest(vcpu, operand2, (void *)mem, PAGE_SIZE);
530 if (rc) {
531 rc = kvm_s390_inject_prog_cond(vcpu, rc);
532 goto out;
453423dc 533 }
5786fffa 534 trace_kvm_s390_handle_stsi(vcpu, fc, sel1, sel2, operand2);
453423dc 535 free_page(mem);
ea828ebf 536 kvm_s390_set_psw_cc(vcpu, 0);
5a32c1af 537 vcpu->run->s.regs.gprs[0] = 0;
453423dc 538 return 0;
c51f068c 539out_no_data:
ea828ebf 540 kvm_s390_set_psw_cc(vcpu, 3);
645c5bc1 541out:
c51f068c 542 free_page(mem);
db4a29cb 543 return rc;
453423dc
CB
544}
545
f379aae5 546static const intercept_handler_t b2_handlers[256] = {
453423dc 547 [0x02] = handle_stidp,
6a3f95a6 548 [0x04] = handle_set_clock,
453423dc
CB
549 [0x10] = handle_set_prefix,
550 [0x11] = handle_store_prefix,
551 [0x12] = handle_store_cpu_address,
8a242234 552 [0x21] = handle_ipte_interlock,
453423dc
CB
553 [0x29] = handle_skey,
554 [0x2a] = handle_skey,
555 [0x2b] = handle_skey,
aca84241 556 [0x2c] = handle_test_block,
f379aae5
CH
557 [0x30] = handle_io_inst,
558 [0x31] = handle_io_inst,
559 [0x32] = handle_io_inst,
560 [0x33] = handle_io_inst,
561 [0x34] = handle_io_inst,
562 [0x35] = handle_io_inst,
563 [0x36] = handle_io_inst,
564 [0x37] = handle_io_inst,
565 [0x38] = handle_io_inst,
566 [0x39] = handle_io_inst,
567 [0x3a] = handle_io_inst,
568 [0x3b] = handle_io_inst,
569 [0x3c] = handle_io_inst,
8a242234 570 [0x50] = handle_ipte_interlock,
f379aae5
CH
571 [0x5f] = handle_io_inst,
572 [0x74] = handle_io_inst,
573 [0x76] = handle_io_inst,
453423dc
CB
574 [0x7d] = handle_stsi,
575 [0xb1] = handle_stfl,
48a3e950 576 [0xb2] = handle_lpswe,
453423dc
CB
577};
578
70455a36 579int kvm_s390_handle_b2(struct kvm_vcpu *vcpu)
453423dc
CB
580{
581 intercept_handler_t handler;
582
70455a36 583 /*
5087dfa6
TH
584 * A lot of B2 instructions are priviledged. Here we check for
585 * the privileged ones, that we can handle in the kernel.
586 * Anything else goes to userspace.
587 */
f379aae5 588 handler = b2_handlers[vcpu->arch.sie_block->ipa & 0x00ff];
5087dfa6
TH
589 if (handler)
590 return handler(vcpu);
591
b8e660b8 592 return -EOPNOTSUPP;
453423dc 593}
bb25b9ba 594
48a3e950
CH
595static int handle_epsw(struct kvm_vcpu *vcpu)
596{
597 int reg1, reg2;
598
aeb87c3c 599 kvm_s390_get_regs_rre(vcpu, &reg1, &reg2);
48a3e950
CH
600
601 /* This basically extracts the mask half of the psw. */
843200e7 602 vcpu->run->s.regs.gprs[reg1] &= 0xffffffff00000000UL;
48a3e950
CH
603 vcpu->run->s.regs.gprs[reg1] |= vcpu->arch.sie_block->gpsw.mask >> 32;
604 if (reg2) {
843200e7 605 vcpu->run->s.regs.gprs[reg2] &= 0xffffffff00000000UL;
48a3e950 606 vcpu->run->s.regs.gprs[reg2] |=
843200e7 607 vcpu->arch.sie_block->gpsw.mask & 0x00000000ffffffffUL;
48a3e950
CH
608 }
609 return 0;
610}
611
69d0d3a3
CB
612#define PFMF_RESERVED 0xfffc0101UL
613#define PFMF_SK 0x00020000UL
614#define PFMF_CF 0x00010000UL
615#define PFMF_UI 0x00008000UL
616#define PFMF_FSC 0x00007000UL
617#define PFMF_NQ 0x00000800UL
618#define PFMF_MR 0x00000400UL
619#define PFMF_MC 0x00000200UL
620#define PFMF_KEY 0x000000feUL
621
622static int handle_pfmf(struct kvm_vcpu *vcpu)
623{
624 int reg1, reg2;
625 unsigned long start, end;
626
627 vcpu->stat.instruction_pfmf++;
628
629 kvm_s390_get_regs_rre(vcpu, &reg1, &reg2);
630
631 if (!MACHINE_HAS_PFMF)
632 return kvm_s390_inject_program_int(vcpu, PGM_OPERATION);
633
634 if (vcpu->arch.sie_block->gpsw.mask & PSW_MASK_PSTATE)
208dd756 635 return kvm_s390_inject_program_int(vcpu, PGM_PRIVILEGED_OP);
69d0d3a3
CB
636
637 if (vcpu->run->s.regs.gprs[reg1] & PFMF_RESERVED)
638 return kvm_s390_inject_program_int(vcpu, PGM_SPECIFICATION);
639
640 /* Only provide non-quiescing support if the host supports it */
e769ece3 641 if (vcpu->run->s.regs.gprs[reg1] & PFMF_NQ && !test_facility(14))
69d0d3a3
CB
642 return kvm_s390_inject_program_int(vcpu, PGM_SPECIFICATION);
643
644 /* No support for conditional-SSKE */
645 if (vcpu->run->s.regs.gprs[reg1] & (PFMF_MR | PFMF_MC))
646 return kvm_s390_inject_program_int(vcpu, PGM_SPECIFICATION);
647
648 start = vcpu->run->s.regs.gprs[reg2] & PAGE_MASK;
fb34c603
TH
649 if (vcpu->run->s.regs.gprs[reg1] & PFMF_CF) {
650 if (kvm_s390_check_low_addr_protection(vcpu, start))
651 return kvm_s390_inject_prog_irq(vcpu, &vcpu->arch.pgm);
652 }
653
69d0d3a3
CB
654 switch (vcpu->run->s.regs.gprs[reg1] & PFMF_FSC) {
655 case 0x00000000:
656 end = (start + (1UL << 12)) & ~((1UL << 12) - 1);
657 break;
658 case 0x00001000:
659 end = (start + (1UL << 20)) & ~((1UL << 20) - 1);
660 break;
661 /* We dont support EDAT2
662 case 0x00002000:
663 end = (start + (1UL << 31)) & ~((1UL << 31) - 1);
664 break;*/
665 default:
666 return kvm_s390_inject_program_int(vcpu, PGM_SPECIFICATION);
667 }
668 while (start < end) {
fb34c603
TH
669 unsigned long useraddr, abs_addr;
670
671 /* Translate guest address to host address */
672 if ((vcpu->run->s.regs.gprs[reg1] & PFMF_FSC) == 0)
673 abs_addr = kvm_s390_real_to_abs(vcpu, start);
674 else
675 abs_addr = start;
676 useraddr = gfn_to_hva(vcpu->kvm, gpa_to_gfn(abs_addr));
677 if (kvm_is_error_hva(useraddr))
69d0d3a3
CB
678 return kvm_s390_inject_program_int(vcpu, PGM_ADDRESSING);
679
680 if (vcpu->run->s.regs.gprs[reg1] & PFMF_CF) {
681 if (clear_user((void __user *)useraddr, PAGE_SIZE))
682 return kvm_s390_inject_program_int(vcpu, PGM_ADDRESSING);
683 }
684
685 if (vcpu->run->s.regs.gprs[reg1] & PFMF_SK) {
693ffc08 686 __skey_check_enable(vcpu);
69d0d3a3
CB
687 if (set_guest_storage_key(current->mm, useraddr,
688 vcpu->run->s.regs.gprs[reg1] & PFMF_KEY,
689 vcpu->run->s.regs.gprs[reg1] & PFMF_NQ))
690 return kvm_s390_inject_program_int(vcpu, PGM_ADDRESSING);
691 }
692
693 start += PAGE_SIZE;
694 }
695 if (vcpu->run->s.regs.gprs[reg1] & PFMF_FSC)
696 vcpu->run->s.regs.gprs[reg2] = end;
697 return 0;
698}
699
b31288fa
KW
700static int handle_essa(struct kvm_vcpu *vcpu)
701{
702 /* entries expected to be 1FF */
703 int entries = (vcpu->arch.sie_block->cbrlo & ~PAGE_MASK) >> 3;
704 unsigned long *cbrlo, cbrle;
705 struct gmap *gmap;
706 int i;
707
708 VCPU_EVENT(vcpu, 5, "cmma release %d pages", entries);
709 gmap = vcpu->arch.gmap;
710 vcpu->stat.instruction_essa++;
b31605c1 711 if (!kvm_s390_cmma_enabled(vcpu->kvm))
b31288fa
KW
712 return kvm_s390_inject_program_int(vcpu, PGM_OPERATION);
713
714 if (vcpu->arch.sie_block->gpsw.mask & PSW_MASK_PSTATE)
715 return kvm_s390_inject_program_int(vcpu, PGM_PRIVILEGED_OP);
716
717 if (((vcpu->arch.sie_block->ipb & 0xf0000000) >> 28) > 6)
718 return kvm_s390_inject_program_int(vcpu, PGM_SPECIFICATION);
719
720 /* Rewind PSW to repeat the ESSA instruction */
721 vcpu->arch.sie_block->gpsw.addr =
722 __rewind_psw(vcpu->arch.sie_block->gpsw, 4);
723 vcpu->arch.sie_block->cbrlo &= PAGE_MASK; /* reset nceo */
724 cbrlo = phys_to_virt(vcpu->arch.sie_block->cbrlo);
725 down_read(&gmap->mm->mmap_sem);
726 for (i = 0; i < entries; ++i) {
727 cbrle = cbrlo[i];
728 if (unlikely(cbrle & ~PAGE_MASK || cbrle < 2 * PAGE_SIZE))
729 /* invalid entry */
730 break;
731 /* try to free backing */
6e0a0431 732 __gmap_zap(gmap, cbrle);
b31288fa
KW
733 }
734 up_read(&gmap->mm->mmap_sem);
735 if (i < entries)
736 return kvm_s390_inject_program_int(vcpu, PGM_SPECIFICATION);
737 return 0;
738}
739
48a3e950 740static const intercept_handler_t b9_handlers[256] = {
8a242234 741 [0x8a] = handle_ipte_interlock,
48a3e950 742 [0x8d] = handle_epsw,
8a242234
HC
743 [0x8e] = handle_ipte_interlock,
744 [0x8f] = handle_ipte_interlock,
b31288fa 745 [0xab] = handle_essa,
69d0d3a3 746 [0xaf] = handle_pfmf,
48a3e950
CH
747};
748
749int kvm_s390_handle_b9(struct kvm_vcpu *vcpu)
750{
751 intercept_handler_t handler;
752
753 /* This is handled just as for the B2 instructions. */
754 handler = b9_handlers[vcpu->arch.sie_block->ipa & 0x00ff];
5087dfa6
TH
755 if (handler)
756 return handler(vcpu);
757
48a3e950
CH
758 return -EOPNOTSUPP;
759}
760
953ed88d
TH
761int kvm_s390_handle_lctl(struct kvm_vcpu *vcpu)
762{
763 int reg1 = (vcpu->arch.sie_block->ipa & 0x00f0) >> 4;
764 int reg3 = vcpu->arch.sie_block->ipa & 0x000f;
fc56eb66
HC
765 int reg, rc, nr_regs;
766 u32 ctl_array[16];
f987a3ee 767 u64 ga;
953ed88d
TH
768
769 vcpu->stat.instruction_lctl++;
770
771 if (vcpu->arch.sie_block->gpsw.mask & PSW_MASK_PSTATE)
772 return kvm_s390_inject_program_int(vcpu, PGM_PRIVILEGED_OP);
773
f987a3ee 774 ga = kvm_s390_get_base_disp_rs(vcpu);
953ed88d 775
f987a3ee 776 if (ga & 3)
953ed88d
TH
777 return kvm_s390_inject_program_int(vcpu, PGM_SPECIFICATION);
778
f987a3ee
HC
779 VCPU_EVENT(vcpu, 5, "lctl r1:%x, r3:%x, addr:%llx", reg1, reg3, ga);
780 trace_kvm_s390_handle_lctl(vcpu, 0, reg1, reg3, ga);
953ed88d 781
fc56eb66
HC
782 nr_regs = ((reg3 - reg1) & 0xf) + 1;
783 rc = read_guest(vcpu, ga, ctl_array, nr_regs * sizeof(u32));
784 if (rc)
785 return kvm_s390_inject_prog_cond(vcpu, rc);
953ed88d 786 reg = reg1;
fc56eb66 787 nr_regs = 0;
953ed88d 788 do {
953ed88d 789 vcpu->arch.sie_block->gcr[reg] &= 0xffffffff00000000ul;
fc56eb66 790 vcpu->arch.sie_block->gcr[reg] |= ctl_array[nr_regs++];
953ed88d
TH
791 if (reg == reg3)
792 break;
793 reg = (reg + 1) % 16;
794 } while (1);
2dca485f 795 kvm_make_request(KVM_REQ_TLB_FLUSH, vcpu);
953ed88d
TH
796 return 0;
797}
798
aba07508
DH
799int kvm_s390_handle_stctl(struct kvm_vcpu *vcpu)
800{
801 int reg1 = (vcpu->arch.sie_block->ipa & 0x00f0) >> 4;
802 int reg3 = vcpu->arch.sie_block->ipa & 0x000f;
fc56eb66
HC
803 int reg, rc, nr_regs;
804 u32 ctl_array[16];
aba07508 805 u64 ga;
aba07508
DH
806
807 vcpu->stat.instruction_stctl++;
808
809 if (vcpu->arch.sie_block->gpsw.mask & PSW_MASK_PSTATE)
810 return kvm_s390_inject_program_int(vcpu, PGM_PRIVILEGED_OP);
811
812 ga = kvm_s390_get_base_disp_rs(vcpu);
813
814 if (ga & 3)
815 return kvm_s390_inject_program_int(vcpu, PGM_SPECIFICATION);
816
817 VCPU_EVENT(vcpu, 5, "stctl r1:%x, r3:%x, addr:%llx", reg1, reg3, ga);
818 trace_kvm_s390_handle_stctl(vcpu, 0, reg1, reg3, ga);
819
820 reg = reg1;
fc56eb66 821 nr_regs = 0;
aba07508 822 do {
fc56eb66 823 ctl_array[nr_regs++] = vcpu->arch.sie_block->gcr[reg];
aba07508
DH
824 if (reg == reg3)
825 break;
826 reg = (reg + 1) % 16;
827 } while (1);
fc56eb66
HC
828 rc = write_guest(vcpu, ga, ctl_array, nr_regs * sizeof(u32));
829 return rc ? kvm_s390_inject_prog_cond(vcpu, rc) : 0;
aba07508
DH
830}
831
953ed88d
TH
832static int handle_lctlg(struct kvm_vcpu *vcpu)
833{
834 int reg1 = (vcpu->arch.sie_block->ipa & 0x00f0) >> 4;
835 int reg3 = vcpu->arch.sie_block->ipa & 0x000f;
fc56eb66
HC
836 int reg, rc, nr_regs;
837 u64 ctl_array[16];
838 u64 ga;
953ed88d
TH
839
840 vcpu->stat.instruction_lctlg++;
841
842 if (vcpu->arch.sie_block->gpsw.mask & PSW_MASK_PSTATE)
843 return kvm_s390_inject_program_int(vcpu, PGM_PRIVILEGED_OP);
844
f987a3ee 845 ga = kvm_s390_get_base_disp_rsy(vcpu);
953ed88d 846
f987a3ee 847 if (ga & 7)
953ed88d
TH
848 return kvm_s390_inject_program_int(vcpu, PGM_SPECIFICATION);
849
f987a3ee
HC
850 VCPU_EVENT(vcpu, 5, "lctlg r1:%x, r3:%x, addr:%llx", reg1, reg3, ga);
851 trace_kvm_s390_handle_lctl(vcpu, 1, reg1, reg3, ga);
953ed88d 852
fc56eb66
HC
853 nr_regs = ((reg3 - reg1) & 0xf) + 1;
854 rc = read_guest(vcpu, ga, ctl_array, nr_regs * sizeof(u64));
855 if (rc)
856 return kvm_s390_inject_prog_cond(vcpu, rc);
857 reg = reg1;
858 nr_regs = 0;
953ed88d 859 do {
fc56eb66 860 vcpu->arch.sie_block->gcr[reg] = ctl_array[nr_regs++];
953ed88d
TH
861 if (reg == reg3)
862 break;
863 reg = (reg + 1) % 16;
864 } while (1);
2dca485f 865 kvm_make_request(KVM_REQ_TLB_FLUSH, vcpu);
953ed88d
TH
866 return 0;
867}
868
aba07508
DH
869static int handle_stctg(struct kvm_vcpu *vcpu)
870{
871 int reg1 = (vcpu->arch.sie_block->ipa & 0x00f0) >> 4;
872 int reg3 = vcpu->arch.sie_block->ipa & 0x000f;
fc56eb66
HC
873 int reg, rc, nr_regs;
874 u64 ctl_array[16];
875 u64 ga;
aba07508
DH
876
877 vcpu->stat.instruction_stctg++;
878
879 if (vcpu->arch.sie_block->gpsw.mask & PSW_MASK_PSTATE)
880 return kvm_s390_inject_program_int(vcpu, PGM_PRIVILEGED_OP);
881
882 ga = kvm_s390_get_base_disp_rsy(vcpu);
883
884 if (ga & 7)
885 return kvm_s390_inject_program_int(vcpu, PGM_SPECIFICATION);
886
aba07508
DH
887 VCPU_EVENT(vcpu, 5, "stctg r1:%x, r3:%x, addr:%llx", reg1, reg3, ga);
888 trace_kvm_s390_handle_stctl(vcpu, 1, reg1, reg3, ga);
889
fc56eb66
HC
890 reg = reg1;
891 nr_regs = 0;
aba07508 892 do {
fc56eb66 893 ctl_array[nr_regs++] = vcpu->arch.sie_block->gcr[reg];
aba07508
DH
894 if (reg == reg3)
895 break;
896 reg = (reg + 1) % 16;
897 } while (1);
fc56eb66
HC
898 rc = write_guest(vcpu, ga, ctl_array, nr_regs * sizeof(u64));
899 return rc ? kvm_s390_inject_prog_cond(vcpu, rc) : 0;
aba07508
DH
900}
901
f379aae5 902static const intercept_handler_t eb_handlers[256] = {
953ed88d 903 [0x2f] = handle_lctlg,
aba07508 904 [0x25] = handle_stctg,
f379aae5
CH
905};
906
953ed88d 907int kvm_s390_handle_eb(struct kvm_vcpu *vcpu)
f379aae5
CH
908{
909 intercept_handler_t handler;
910
f379aae5
CH
911 handler = eb_handlers[vcpu->arch.sie_block->ipb & 0xff];
912 if (handler)
913 return handler(vcpu);
914 return -EOPNOTSUPP;
915}
916
bb25b9ba
CB
917static int handle_tprot(struct kvm_vcpu *vcpu)
918{
b1c571a5 919 u64 address1, address2;
a0465f9a
TH
920 unsigned long hva, gpa;
921 int ret = 0, cc = 0;
922 bool writable;
bb25b9ba
CB
923
924 vcpu->stat.instruction_tprot++;
925
f9f6bbc6
TH
926 if (vcpu->arch.sie_block->gpsw.mask & PSW_MASK_PSTATE)
927 return kvm_s390_inject_program_int(vcpu, PGM_PRIVILEGED_OP);
928
b1c571a5
CH
929 kvm_s390_get_base_disp_sse(vcpu, &address1, &address2);
930
bb25b9ba
CB
931 /* we only handle the Linux memory detection case:
932 * access key == 0
bb25b9ba
CB
933 * everything else goes to userspace. */
934 if (address2 & 0xf0)
935 return -EOPNOTSUPP;
936 if (vcpu->arch.sie_block->gpsw.mask & PSW_MASK_DAT)
a0465f9a
TH
937 ipte_lock(vcpu);
938 ret = guest_translate_address(vcpu, address1, &gpa, 1);
939 if (ret == PGM_PROTECTION) {
940 /* Write protected? Try again with read-only... */
941 cc = 1;
942 ret = guest_translate_address(vcpu, address1, &gpa, 0);
943 }
944 if (ret) {
945 if (ret == PGM_ADDRESSING || ret == PGM_TRANSLATION_SPEC) {
946 ret = kvm_s390_inject_program_int(vcpu, ret);
947 } else if (ret > 0) {
948 /* Translation not available */
949 kvm_s390_set_psw_cc(vcpu, 3);
950 ret = 0;
951 }
952 goto out_unlock;
953 }
59a1fa2d 954
a0465f9a
TH
955 hva = gfn_to_hva_prot(vcpu->kvm, gpa_to_gfn(gpa), &writable);
956 if (kvm_is_error_hva(hva)) {
957 ret = kvm_s390_inject_program_int(vcpu, PGM_ADDRESSING);
958 } else {
959 if (!writable)
960 cc = 1; /* Write not permitted ==> read-only */
961 kvm_s390_set_psw_cc(vcpu, cc);
962 /* Note: CC2 only occurs for storage keys (not supported yet) */
963 }
964out_unlock:
965 if (vcpu->arch.sie_block->gpsw.mask & PSW_MASK_DAT)
966 ipte_unlock(vcpu);
967 return ret;
bb25b9ba
CB
968}
969
970int kvm_s390_handle_e5(struct kvm_vcpu *vcpu)
971{
972 /* For e5xx... instructions we only handle TPROT */
973 if ((vcpu->arch.sie_block->ipa & 0x00ff) == 0x01)
974 return handle_tprot(vcpu);
975 return -EOPNOTSUPP;
976}
977
8c3f61e2
CH
978static int handle_sckpf(struct kvm_vcpu *vcpu)
979{
980 u32 value;
981
982 if (vcpu->arch.sie_block->gpsw.mask & PSW_MASK_PSTATE)
208dd756 983 return kvm_s390_inject_program_int(vcpu, PGM_PRIVILEGED_OP);
8c3f61e2
CH
984
985 if (vcpu->run->s.regs.gprs[0] & 0x00000000ffff0000)
986 return kvm_s390_inject_program_int(vcpu,
987 PGM_SPECIFICATION);
988
989 value = vcpu->run->s.regs.gprs[0] & 0x000000000000ffff;
990 vcpu->arch.sie_block->todpr = value;
991
992 return 0;
993}
994
77975357 995static const intercept_handler_t x01_handlers[256] = {
8c3f61e2
CH
996 [0x07] = handle_sckpf,
997};
998
999int kvm_s390_handle_01(struct kvm_vcpu *vcpu)
1000{
1001 intercept_handler_t handler;
1002
1003 handler = x01_handlers[vcpu->arch.sie_block->ipa & 0x00ff];
1004 if (handler)
1005 return handler(vcpu);
1006 return -EOPNOTSUPP;
1007}