]> git.proxmox.com Git - mirror_ubuntu-jammy-kernel.git/blame - arch/sh/boards/mach-ecovec24/setup.c
sh: wire up SET/GET_UNALIGN_CTL.
[mirror_ubuntu-jammy-kernel.git] / arch / sh / boards / mach-ecovec24 / setup.c
CommitLineData
4138b740
KM
1/*
2 * Copyright (C) 2009 Renesas Solutions Corp.
3 *
4 * Kuninori Morimoto <morimoto.kuninori@renesas.com>
5 *
6 * This file is subject to the terms and conditions of the GNU General Public
7 * License. See the file "COPYING" in the main directory of this archive
8 * for more details.
9 */
10
11#include <linux/init.h>
12#include <linux/device.h>
13#include <linux/platform_device.h>
14#include <linux/mtd/physmap.h>
15#include <linux/gpio.h>
16#include <linux/interrupt.h>
35a35408
KM
17#include <linux/io.h>
18#include <linux/delay.h>
907050a3 19#include <linux/usb/r8a66597.h>
4907d57f 20#include <linux/i2c.h>
8810e055 21#include <linux/i2c/tsc2007.h>
1ce4da7a
MD
22#include <linux/spi/spi.h>
23#include <linux/spi/sh_msiof.h>
24#include <linux/spi/mmc_spi.h>
25#include <linux/mmc/host.h>
e9103e74 26#include <linux/input.h>
fc1d003d 27#include <linux/input/sh_keysc.h>
98779ad8 28#include <linux/mfd/sh_mobile_sdhi.h>
fa3ba51b 29#include <video/sh_mobile_lcdc.h>
1980fdc4 30#include <sound/sh_fsi.h>
2153ad32 31#include <media/sh_mobile_ceu.h>
207efd07 32#include <media/tw9910.h>
9aa25d64 33#include <media/mt9t112.h>
4138b740 34#include <asm/heartbeat.h>
35a35408 35#include <asm/sh_eth.h>
a991801a 36#include <asm/clock.h>
eb0cd9e8 37#include <asm/suspend.h>
4138b740
KM
38#include <cpu/sh7724.h>
39
40/*
b7056bc1
KM
41 * Address Interface BusWidth
42 *-----------------------------------------
43 * 0x0000_0000 uboot 16bit
44 * 0x0004_0000 Linux romImage 16bit
45 * 0x0014_0000 MTD for Linux 16bit
46 * 0x0400_0000 Internal I/O 16/32bit
47 * 0x0800_0000 DRAM 32bit
48 * 0x1800_0000 MFI 16bit
4138b740
KM
49 */
50
9c472c4d
KM
51/* SWITCH
52 *------------------------------
53 * DS2[1] = FlashROM write protect ON : write protect
54 * OFF : No write protect
55 * DS2[2] = RMII / TS, SCIF ON : RMII
56 * OFF : TS, SCIF3
57 * DS2[3] = Camera / Video ON : Camera
58 * OFF : NTSC/PAL (IN)
59 * DS2[5] = NTSC_OUT Clock ON : On board OSC
60 * OFF : SH7724 DV_CLK
61 * DS2[6-7] = MMC / SD ON-OFF : SD
62 * OFF-ON : MMC
63 */
64
4138b740
KM
65/* Heartbeat */
66static unsigned char led_pos[] = { 0, 1, 2, 3 };
a09d2831 67
4138b740 68static struct heartbeat_data heartbeat_data = {
4138b740
KM
69 .nr_bits = 4,
70 .bit_pos = led_pos,
71};
72
a09d2831
PM
73static struct resource heartbeat_resource = {
74 .start = 0xA405012C, /* PTG */
75 .end = 0xA405012E - 1,
76 .flags = IORESOURCE_MEM | IORESOURCE_MEM_8BIT,
4138b740
KM
77};
78
79static struct platform_device heartbeat_device = {
80 .name = "heartbeat",
81 .id = -1,
82 .dev = {
83 .platform_data = &heartbeat_data,
84 },
a09d2831
PM
85 .num_resources = 1,
86 .resource = &heartbeat_resource,
4138b740
KM
87};
88
89/* MTD */
90static struct mtd_partition nor_flash_partitions[] = {
91 {
b7056bc1 92 .name = "boot loader",
4138b740 93 .offset = 0,
b7056bc1 94 .size = (5 * 1024 * 1024),
d5ce010c 95 .mask_flags = MTD_WRITEABLE, /* force read-only */
4138b740
KM
96 }, {
97 .name = "free-area",
98 .offset = MTDPART_OFS_APPEND,
99 .size = MTDPART_SIZ_FULL,
100 },
101};
102
103static struct physmap_flash_data nor_flash_data = {
104 .width = 2,
105 .parts = nor_flash_partitions,
106 .nr_parts = ARRAY_SIZE(nor_flash_partitions),
107};
108
109static struct resource nor_flash_resources[] = {
110 [0] = {
111 .name = "NOR Flash",
112 .start = 0x00000000,
113 .end = 0x03ffffff,
114 .flags = IORESOURCE_MEM,
115 }
116};
117
118static struct platform_device nor_flash_device = {
119 .name = "physmap-flash",
120 .resource = nor_flash_resources,
121 .num_resources = ARRAY_SIZE(nor_flash_resources),
122 .dev = {
123 .platform_data = &nor_flash_data,
124 },
125};
126
35a35408
KM
127/* SH Eth */
128#define SH_ETH_ADDR (0xA4600000)
35a35408
KM
129static struct resource sh_eth_resources[] = {
130 [0] = {
131 .start = SH_ETH_ADDR,
132 .end = SH_ETH_ADDR + 0x1FC,
133 .flags = IORESOURCE_MEM,
134 },
135 [1] = {
136 .start = 91,
137 .flags = IORESOURCE_IRQ | IORESOURCE_IRQ_HIGHLEVEL,
138 },
139};
140
141struct sh_eth_plat_data sh_eth_plat = {
142 .phy = 0x1f, /* SMSC LAN8700 */
143 .edmac_endian = EDMAC_LITTLE_ENDIAN,
acf3cc28 144 .ether_link_active_low = 1
35a35408
KM
145};
146
147static struct platform_device sh_eth_device = {
148 .name = "sh-eth",
149 .id = 0,
150 .dev = {
151 .platform_data = &sh_eth_plat,
152 },
153 .num_resources = ARRAY_SIZE(sh_eth_resources),
154 .resource = sh_eth_resources,
40e42318
MD
155 .archdata = {
156 .hwblk_id = HWBLK_ETHER,
157 },
35a35408
KM
158};
159
907050a3
KM
160/* USB0 host */
161void usb0_port_power(int port, int power)
162{
163 gpio_set_value(GPIO_PTB4, power);
164}
165
166static struct r8a66597_platdata usb0_host_data = {
167 .on_chip = 1,
168 .port_power = usb0_port_power,
169};
170
171static struct resource usb0_host_resources[] = {
172 [0] = {
173 .start = 0xa4d80000,
174 .end = 0xa4d80124 - 1,
175 .flags = IORESOURCE_MEM,
176 },
177 [1] = {
178 .start = 65,
179 .end = 65,
180 .flags = IORESOURCE_IRQ | IRQF_TRIGGER_LOW,
181 },
182};
183
184static struct platform_device usb0_host_device = {
185 .name = "r8a66597_hcd",
186 .id = 0,
187 .dev = {
188 .dma_mask = NULL, /* not use dma */
189 .coherent_dma_mask = 0xffffffff,
190 .platform_data = &usb0_host_data,
191 },
192 .num_resources = ARRAY_SIZE(usb0_host_resources),
193 .resource = usb0_host_resources,
194};
195
3714a9a0 196/* USB1 host/function */
907050a3
KM
197void usb1_port_power(int port, int power)
198{
907050a3
KM
199 gpio_set_value(GPIO_PTB5, power);
200}
201
3714a9a0 202static struct r8a66597_platdata usb1_common_data = {
907050a3
KM
203 .on_chip = 1,
204 .port_power = usb1_port_power,
205};
206
3714a9a0 207static struct resource usb1_common_resources[] = {
907050a3
KM
208 [0] = {
209 .start = 0xa4d90000,
210 .end = 0xa4d90124 - 1,
211 .flags = IORESOURCE_MEM,
212 },
213 [1] = {
214 .start = 66,
215 .end = 66,
216 .flags = IORESOURCE_IRQ | IRQF_TRIGGER_LOW,
217 },
218};
219
3714a9a0
KM
220static struct platform_device usb1_common_device = {
221 /* .name will be added in arch_setup */
907050a3
KM
222 .id = 1,
223 .dev = {
224 .dma_mask = NULL, /* not use dma */
225 .coherent_dma_mask = 0xffffffff,
3714a9a0 226 .platform_data = &usb1_common_data,
907050a3 227 },
3714a9a0
KM
228 .num_resources = ARRAY_SIZE(usb1_common_resources),
229 .resource = usb1_common_resources,
907050a3
KM
230};
231
fa3ba51b
KM
232/* LCDC */
233static struct sh_mobile_lcdc_info lcdc_info = {
234 .ch[0] = {
235 .interface_type = RGB18,
236 .chan = LCDC_CHAN_MAINLCD,
237 .bpp = 16,
fa3ba51b
KM
238 .lcd_cfg = {
239 .sync = 0, /* hsync and vsync are active low */
240 },
241 .lcd_size_cfg = { /* 7.0 inch */
242 .width = 152,
243 .height = 91,
244 },
245 .board_cfg = {
246 },
247 }
248};
249
250static struct resource lcdc_resources[] = {
251 [0] = {
252 .name = "LCDC",
253 .start = 0xfe940000,
a6f15ade 254 .end = 0xfe942fff,
fa3ba51b
KM
255 .flags = IORESOURCE_MEM,
256 },
257 [1] = {
258 .start = 106,
259 .flags = IORESOURCE_IRQ,
260 },
261};
262
263static struct platform_device lcdc_device = {
264 .name = "sh_mobile_lcdc_fb",
265 .num_resources = ARRAY_SIZE(lcdc_resources),
266 .resource = lcdc_resources,
267 .dev = {
268 .platform_data = &lcdc_info,
269 },
270 .archdata = {
271 .hwblk_id = HWBLK_LCDC,
272 },
273};
274
2153ad32
KM
275/* CEU0 */
276static struct sh_mobile_ceu_info sh_mobile_ceu0_info = {
277 .flags = SH_CEU_FLAG_USE_8BIT_BUS,
278};
279
280static struct resource ceu0_resources[] = {
281 [0] = {
282 .name = "CEU0",
283 .start = 0xfe910000,
284 .end = 0xfe91009f,
285 .flags = IORESOURCE_MEM,
286 },
287 [1] = {
288 .start = 52,
289 .flags = IORESOURCE_IRQ,
290 },
291 [2] = {
292 /* place holder for contiguous memory */
293 },
294};
295
296static struct platform_device ceu0_device = {
297 .name = "sh_mobile_ceu",
298 .id = 0, /* "ceu0" clock */
299 .num_resources = ARRAY_SIZE(ceu0_resources),
300 .resource = ceu0_resources,
301 .dev = {
302 .platform_data = &sh_mobile_ceu0_info,
303 },
304 .archdata = {
305 .hwblk_id = HWBLK_CEU0,
306 },
307};
308
309/* CEU1 */
310static struct sh_mobile_ceu_info sh_mobile_ceu1_info = {
311 .flags = SH_CEU_FLAG_USE_8BIT_BUS,
312};
313
314static struct resource ceu1_resources[] = {
315 [0] = {
316 .name = "CEU1",
317 .start = 0xfe914000,
318 .end = 0xfe91409f,
319 .flags = IORESOURCE_MEM,
320 },
321 [1] = {
322 .start = 63,
323 .flags = IORESOURCE_IRQ,
324 },
325 [2] = {
326 /* place holder for contiguous memory */
327 },
328};
329
330static struct platform_device ceu1_device = {
331 .name = "sh_mobile_ceu",
332 .id = 1, /* "ceu1" clock */
333 .num_resources = ARRAY_SIZE(ceu1_resources),
334 .resource = ceu1_resources,
335 .dev = {
336 .platform_data = &sh_mobile_ceu1_info,
337 },
338 .archdata = {
339 .hwblk_id = HWBLK_CEU1,
340 },
341};
342
125ecce6 343/* I2C device */
1980fdc4
KM
344static struct i2c_board_info i2c0_devices[] = {
345 {
346 I2C_BOARD_INFO("da7210", 0x1a),
347 },
348};
349
125ecce6
KM
350static struct i2c_board_info i2c1_devices[] = {
351 {
352 I2C_BOARD_INFO("r2025sd", 0x32),
353 },
ea440783
NH
354 {
355 I2C_BOARD_INFO("lis3lv02d", 0x1c),
356 .irq = 33,
357 }
125ecce6
KM
358};
359
e9103e74
KM
360/* KEYSC */
361static struct sh_keysc_info keysc_info = {
362 .mode = SH_KEYSC_MODE_1,
363 .scan_timing = 3,
364 .delay = 50,
365 .kycr2_delay = 100,
366 .keycodes = { KEY_1, 0, 0, 0, 0,
367 KEY_2, 0, 0, 0, 0,
368 KEY_3, 0, 0, 0, 0,
369 KEY_4, 0, 0, 0, 0,
370 KEY_5, 0, 0, 0, 0,
371 KEY_6, 0, 0, 0, 0, },
372};
373
374static struct resource keysc_resources[] = {
375 [0] = {
376 .name = "KEYSC",
377 .start = 0x044b0000,
378 .end = 0x044b000f,
379 .flags = IORESOURCE_MEM,
380 },
381 [1] = {
382 .start = 79,
383 .flags = IORESOURCE_IRQ,
384 },
385};
386
387static struct platform_device keysc_device = {
388 .name = "sh_keysc",
389 .id = 0, /* keysc0 clock */
390 .num_resources = ARRAY_SIZE(keysc_resources),
391 .resource = keysc_resources,
392 .dev = {
393 .platform_data = &keysc_info,
394 },
395 .archdata = {
396 .hwblk_id = HWBLK_KEYSC,
397 },
398};
399
8810e055
KM
400/* TouchScreen */
401#define IRQ0 32
402static int ts_get_pendown_state(void)
403{
404 int val = 0;
405 gpio_free(GPIO_FN_INTC_IRQ0);
406 gpio_request(GPIO_PTZ0, NULL);
407 gpio_direction_input(GPIO_PTZ0);
408
409 val = gpio_get_value(GPIO_PTZ0);
410
411 gpio_free(GPIO_PTZ0);
412 gpio_request(GPIO_FN_INTC_IRQ0, NULL);
413
414 return val ? 0 : 1;
415}
416
417static int ts_init(void)
418{
419 gpio_request(GPIO_FN_INTC_IRQ0, NULL);
420 return 0;
421}
422
423struct tsc2007_platform_data tsc2007_info = {
424 .model = 2007,
425 .x_plate_ohms = 180,
426 .get_pendown_state = ts_get_pendown_state,
427 .init_platform_hw = ts_init,
428};
429
430static struct i2c_board_info ts_i2c_clients = {
431 I2C_BOARD_INFO("tsc2007", 0x48),
432 .type = "tsc2007",
433 .platform_data = &tsc2007_info,
434 .irq = IRQ0,
435};
436
1ce4da7a 437#ifdef CONFIG_MFD_SH_MOBILE_SDHI
96987d96 438/* SHDI0 */
98779ad8
MD
439static void sdhi0_set_pwr(struct platform_device *pdev, int state)
440{
441 gpio_set_value(GPIO_PTB6, state);
442}
443
444static struct sh_mobile_sdhi_info sdhi0_info = {
445 .set_pwr = sdhi0_set_pwr,
446};
447
96987d96
KM
448static struct resource sdhi0_resources[] = {
449 [0] = {
450 .name = "SDHI0",
451 .start = 0x04ce0000,
452 .end = 0x04ce01ff,
453 .flags = IORESOURCE_MEM,
454 },
455 [1] = {
3844eadc 456 .start = 100,
96987d96
KM
457 .flags = IORESOURCE_IRQ,
458 },
459};
460
461static struct platform_device sdhi0_device = {
462 .name = "sh_mobile_sdhi",
463 .num_resources = ARRAY_SIZE(sdhi0_resources),
464 .resource = sdhi0_resources,
465 .id = 0,
98779ad8
MD
466 .dev = {
467 .platform_data = &sdhi0_info,
468 },
96987d96
KM
469 .archdata = {
470 .hwblk_id = HWBLK_SDHI0,
471 },
472};
473
474/* SHDI1 */
98779ad8
MD
475static void sdhi1_set_pwr(struct platform_device *pdev, int state)
476{
477 gpio_set_value(GPIO_PTB7, state);
478}
479
480static struct sh_mobile_sdhi_info sdhi1_info = {
481 .set_pwr = sdhi1_set_pwr,
482};
483
96987d96
KM
484static struct resource sdhi1_resources[] = {
485 [0] = {
486 .name = "SDHI1",
487 .start = 0x04cf0000,
488 .end = 0x04cf01ff,
489 .flags = IORESOURCE_MEM,
490 },
491 [1] = {
3844eadc 492 .start = 23,
96987d96
KM
493 .flags = IORESOURCE_IRQ,
494 },
495};
496
497static struct platform_device sdhi1_device = {
498 .name = "sh_mobile_sdhi",
499 .num_resources = ARRAY_SIZE(sdhi1_resources),
500 .resource = sdhi1_resources,
501 .id = 1,
98779ad8
MD
502 .dev = {
503 .platform_data = &sdhi1_info,
504 },
96987d96
KM
505 .archdata = {
506 .hwblk_id = HWBLK_SDHI1,
507 },
508};
509
1ce4da7a
MD
510#else
511
9503e891 512/* MMC SPI */
1ce4da7a
MD
513static int mmc_spi_get_ro(struct device *dev)
514{
515 return gpio_get_value(GPIO_PTY6);
516}
517
518static int mmc_spi_get_cd(struct device *dev)
519{
520 return !gpio_get_value(GPIO_PTY7);
521}
522
523static void mmc_spi_setpower(struct device *dev, unsigned int maskval)
524{
525 gpio_set_value(GPIO_PTB6, maskval ? 1 : 0);
526}
527
528static struct mmc_spi_platform_data mmc_spi_info = {
529 .get_ro = mmc_spi_get_ro,
530 .get_cd = mmc_spi_get_cd,
531 .caps = MMC_CAP_NEEDS_POLL,
532 .ocr_mask = MMC_VDD_32_33 | MMC_VDD_33_34, /* 3.3V only */
533 .setpower = mmc_spi_setpower,
534};
535
536static struct spi_board_info spi_bus[] = {
537 {
538 .modalias = "mmc_spi",
539 .platform_data = &mmc_spi_info,
540 .max_speed_hz = 5000000,
541 .mode = SPI_MODE_0,
542 .controller_data = (void *) GPIO_PTM4,
543 },
544};
545
9503e891 546/* MSIOF0 */
1ce4da7a
MD
547static struct sh_msiof_spi_info msiof0_data = {
548 .num_chipselect = 1,
549};
550
551static struct resource msiof0_resources[] = {
552 [0] = {
553 .name = "MSIOF0",
554 .start = 0xa4c40000,
555 .end = 0xa4c40063,
556 .flags = IORESOURCE_MEM,
557 },
558 [1] = {
559 .start = 84,
560 .flags = IORESOURCE_IRQ,
561 },
562};
563
564static struct platform_device msiof0_device = {
565 .name = "spi_sh_msiof",
566 .id = 0, /* MSIOF0 */
567 .dev = {
568 .platform_data = &msiof0_data,
569 },
570 .num_resources = ARRAY_SIZE(msiof0_resources),
571 .resource = msiof0_resources,
572 .archdata = {
573 .hwblk_id = HWBLK_MSIOF0,
574 },
575};
576
577#endif
578
9aa25d64 579/* I2C Video/Camera */
207efd07
KM
580static struct i2c_board_info i2c_camera[] = {
581 {
582 I2C_BOARD_INFO("tw9910", 0x45),
583 },
9aa25d64
KM
584 {
585 /* 1st camera */
586 I2C_BOARD_INFO("mt9t112", 0x3c),
587 },
588 {
589 /* 2nd camera */
590 I2C_BOARD_INFO("mt9t112", 0x3c),
591 },
207efd07
KM
592};
593
594/* tw9910 */
595static int tw9910_power(struct device *dev, int mode)
596{
597 int val = mode ? 0 : 1;
598
599 gpio_set_value(GPIO_PTU2, val);
600 if (mode)
601 mdelay(100);
602
603 return 0;
604}
605
606static struct tw9910_video_info tw9910_info = {
607 .buswidth = SOCAM_DATAWIDTH_8,
608 .mpout = TW9910_MPO_FIELD,
609};
610
611static struct soc_camera_link tw9910_link = {
612 .i2c_adapter_id = 0,
613 .bus_id = 1,
614 .power = tw9910_power,
615 .board_info = &i2c_camera[0],
616 .module_name = "tw9910",
617 .priv = &tw9910_info,
618};
619
9aa25d64
KM
620/* mt9t112 */
621static int mt9t112_power1(struct device *dev, int mode)
622{
623 gpio_set_value(GPIO_PTA3, mode);
624 if (mode)
625 mdelay(100);
626
627 return 0;
628}
629
630static struct mt9t112_camera_info mt9t112_info1 = {
631 .flags = MT9T112_FLAG_PCLK_RISING_EDGE | MT9T112_FLAG_DATAWIDTH_8,
632 .divider = { 0x49, 0x6, 0, 6, 0, 9, 9, 6, 0 }, /* for 24MHz */
633};
634
635static struct soc_camera_link mt9t112_link1 = {
636 .i2c_adapter_id = 0,
637 .power = mt9t112_power1,
638 .bus_id = 0,
639 .board_info = &i2c_camera[1],
640 .module_name = "mt9t112",
641 .priv = &mt9t112_info1,
642};
643
644static int mt9t112_power2(struct device *dev, int mode)
645{
646 gpio_set_value(GPIO_PTA4, mode);
647 if (mode)
648 mdelay(100);
649
650 return 0;
651}
652
653static struct mt9t112_camera_info mt9t112_info2 = {
654 .flags = MT9T112_FLAG_PCLK_RISING_EDGE | MT9T112_FLAG_DATAWIDTH_8,
655 .divider = { 0x49, 0x6, 0, 6, 0, 9, 9, 6, 0 }, /* for 24MHz */
656};
657
658static struct soc_camera_link mt9t112_link2 = {
659 .i2c_adapter_id = 1,
660 .power = mt9t112_power2,
661 .bus_id = 1,
662 .board_info = &i2c_camera[2],
663 .module_name = "mt9t112",
664 .priv = &mt9t112_info2,
665};
207efd07
KM
666
667static struct platform_device camera_devices[] = {
668 {
669 .name = "soc-camera-pdrv",
670 .id = 0,
671 .dev = {
672 .platform_data = &tw9910_link,
673 },
674 },
9aa25d64
KM
675 {
676 .name = "soc-camera-pdrv",
677 .id = 1,
678 .dev = {
679 .platform_data = &mt9t112_link1,
680 },
681 },
682 {
683 .name = "soc-camera-pdrv",
684 .id = 2,
685 .dev = {
686 .platform_data = &mt9t112_link2,
687 },
688 },
207efd07
KM
689};
690
1980fdc4
KM
691/* FSI */
692/*
693 * FSI-B use external clock which came from da7210.
694 * So, we should change parent of fsi
695 */
696#define FCLKBCR 0xa415000c
697static void fsimck_init(struct clk *clk)
698{
9d56dd3b 699 u32 status = __raw_readl(clk->enable_reg);
1980fdc4
KM
700
701 /* use external clock */
702 status &= ~0x000000ff;
703 status |= 0x00000080;
704
9d56dd3b 705 __raw_writel(status, clk->enable_reg);
1980fdc4
KM
706}
707
708static struct clk_ops fsimck_clk_ops = {
709 .init = fsimck_init,
710};
711
712static struct clk fsimckb_clk = {
713 .name = "fsimckb_clk",
714 .id = -1,
715 .ops = &fsimck_clk_ops,
716 .enable_reg = (void __iomem *)FCLKBCR,
717 .rate = 0, /* unknown */
718};
719
720struct sh_fsi_platform_info fsi_info = {
721 .portb_flags = SH_FSI_BRS_INV |
722 SH_FSI_OUT_SLAVE_MODE |
723 SH_FSI_IN_SLAVE_MODE |
724 SH_FSI_OFMT(I2S) |
725 SH_FSI_IFMT(I2S),
726};
727
728static struct resource fsi_resources[] = {
729 [0] = {
730 .name = "FSI",
731 .start = 0xFE3C0000,
732 .end = 0xFE3C021d,
733 .flags = IORESOURCE_MEM,
734 },
735 [1] = {
736 .start = 108,
737 .flags = IORESOURCE_IRQ,
738 },
739};
740
741static struct platform_device fsi_device = {
742 .name = "sh_fsi",
743 .id = 0,
744 .num_resources = ARRAY_SIZE(fsi_resources),
745 .resource = fsi_resources,
746 .dev = {
747 .platform_data = &fsi_info,
748 },
749 .archdata = {
750 .hwblk_id = HWBLK_SPU, /* FSI needs SPU hwblk */
751 },
752};
753
4138b740
KM
754static struct platform_device *ecovec_devices[] __initdata = {
755 &heartbeat_device,
756 &nor_flash_device,
35a35408 757 &sh_eth_device,
907050a3 758 &usb0_host_device,
3714a9a0 759 &usb1_common_device,
fa3ba51b 760 &lcdc_device,
2153ad32
KM
761 &ceu0_device,
762 &ceu1_device,
e9103e74 763 &keysc_device,
1ce4da7a 764#ifdef CONFIG_MFD_SH_MOBILE_SDHI
96987d96
KM
765 &sdhi0_device,
766 &sdhi1_device,
1ce4da7a
MD
767#else
768 &msiof0_device,
769#endif
207efd07 770 &camera_devices[0],
9aa25d64
KM
771 &camera_devices[1],
772 &camera_devices[2],
1980fdc4 773 &fsi_device,
4138b740
KM
774};
775
4907d57f
KM
776#define EEPROM_ADDR 0x50
777static u8 mac_read(struct i2c_adapter *a, u8 command)
778{
779 struct i2c_msg msg[2];
780 u8 buf;
781 int ret;
782
783 msg[0].addr = EEPROM_ADDR;
784 msg[0].flags = 0;
785 msg[0].len = 1;
786 msg[0].buf = &command;
787
788 msg[1].addr = EEPROM_ADDR;
789 msg[1].flags = I2C_M_RD;
790 msg[1].len = 1;
791 msg[1].buf = &buf;
792
793 ret = i2c_transfer(a, msg, 2);
794 if (ret < 0) {
795 printk(KERN_ERR "error %d\n", ret);
796 buf = 0xff;
797 }
798
799 return buf;
800}
801
376abbb4 802static void __init sh_eth_init(struct sh_eth_plat_data *pd)
4907d57f
KM
803{
804 struct i2c_adapter *a = i2c_get_adapter(1);
4907d57f
KM
805 int i;
806
807 if (!a) {
808 pr_err("can not get I2C 1\n");
809 return;
810 }
811
4907d57f 812 /* read MAC address frome EEPROM */
376abbb4
MD
813 for (i = 0; i < sizeof(pd->mac_addr); i++) {
814 pd->mac_addr[i] = mac_read(a, 0x10 + i);
4907d57f
KM
815 msleep(10);
816 }
4907d57f
KM
817}
818
fa3ba51b 819#define PORT_HIZA 0xA4050158
ea15edb2 820#define IODRIVEA 0xA405018A
eb0cd9e8
MD
821
822extern char ecovec24_sdram_enter_start;
823extern char ecovec24_sdram_enter_end;
824extern char ecovec24_sdram_leave_start;
825extern char ecovec24_sdram_leave_end;
826
4907d57f 827static int __init arch_setup(void)
4138b740 828{
1980fdc4
KM
829 struct clk *clk;
830
eb0cd9e8
MD
831 /* register board specific self-refresh code */
832 sh_mobile_register_self_refresh(SUSP_SH_STANDBY | SUSP_SH_SF,
833 &ecovec24_sdram_enter_start,
834 &ecovec24_sdram_enter_end,
835 &ecovec24_sdram_leave_start,
836 &ecovec24_sdram_leave_end);
837
f78bab30
MD
838 /* enable STATUS0, STATUS2 and PDSTATUS */
839 gpio_request(GPIO_FN_STATUS0, NULL);
840 gpio_request(GPIO_FN_STATUS2, NULL);
841 gpio_request(GPIO_FN_PDSTATUS, NULL);
842
4138b740
KM
843 /* enable SCIFA0 */
844 gpio_request(GPIO_FN_SCIF0_TXD, NULL);
845 gpio_request(GPIO_FN_SCIF0_RXD, NULL);
4138b740
KM
846
847 /* enable debug LED */
848 gpio_request(GPIO_PTG0, NULL);
849 gpio_request(GPIO_PTG1, NULL);
850 gpio_request(GPIO_PTG2, NULL);
851 gpio_request(GPIO_PTG3, NULL);
b7056bc1
KM
852 gpio_direction_output(GPIO_PTG0, 0);
853 gpio_direction_output(GPIO_PTG1, 0);
854 gpio_direction_output(GPIO_PTG2, 0);
855 gpio_direction_output(GPIO_PTG3, 0);
9d56dd3b 856 __raw_writew((__raw_readw(PORT_HIZA) & ~(0x1 << 1)) , PORT_HIZA);
4138b740 857
35a35408
KM
858 /* enable SH-Eth */
859 gpio_request(GPIO_PTA1, NULL);
860 gpio_direction_output(GPIO_PTA1, 1);
861 mdelay(20);
862
863 gpio_request(GPIO_FN_RMII_RXD0, NULL);
864 gpio_request(GPIO_FN_RMII_RXD1, NULL);
865 gpio_request(GPIO_FN_RMII_TXD0, NULL);
866 gpio_request(GPIO_FN_RMII_TXD1, NULL);
867 gpio_request(GPIO_FN_RMII_REF_CLK, NULL);
868 gpio_request(GPIO_FN_RMII_TX_EN, NULL);
869 gpio_request(GPIO_FN_RMII_RX_ER, NULL);
870 gpio_request(GPIO_FN_RMII_CRS_DV, NULL);
871 gpio_request(GPIO_FN_MDIO, NULL);
872 gpio_request(GPIO_FN_MDC, NULL);
873 gpio_request(GPIO_FN_LNKSTA, NULL);
874
907050a3 875 /* enable USB */
9d56dd3b
PM
876 __raw_writew(0x0000, 0xA4D80000);
877 __raw_writew(0x0000, 0xA4D90000);
907050a3
KM
878 gpio_request(GPIO_PTB3, NULL);
879 gpio_request(GPIO_PTB4, NULL);
880 gpio_request(GPIO_PTB5, NULL);
881 gpio_direction_input(GPIO_PTB3);
882 gpio_direction_output(GPIO_PTB4, 0);
883 gpio_direction_output(GPIO_PTB5, 0);
9d56dd3b
PM
884 __raw_writew(0x0600, 0xa40501d4);
885 __raw_writew(0x0600, 0xa4050192);
907050a3 886
3714a9a0
KM
887 if (gpio_get_value(GPIO_PTB3)) {
888 printk(KERN_INFO "USB1 function is selected\n");
889 usb1_common_device.name = "r8a66597_udc";
890 } else {
891 printk(KERN_INFO "USB1 host is selected\n");
892 usb1_common_device.name = "r8a66597_hcd";
893 }
894
fa3ba51b
KM
895 /* enable LCDC */
896 gpio_request(GPIO_FN_LCDD23, NULL);
897 gpio_request(GPIO_FN_LCDD22, NULL);
898 gpio_request(GPIO_FN_LCDD21, NULL);
899 gpio_request(GPIO_FN_LCDD20, NULL);
900 gpio_request(GPIO_FN_LCDD19, NULL);
901 gpio_request(GPIO_FN_LCDD18, NULL);
902 gpio_request(GPIO_FN_LCDD17, NULL);
903 gpio_request(GPIO_FN_LCDD16, NULL);
904 gpio_request(GPIO_FN_LCDD15, NULL);
905 gpio_request(GPIO_FN_LCDD14, NULL);
906 gpio_request(GPIO_FN_LCDD13, NULL);
907 gpio_request(GPIO_FN_LCDD12, NULL);
908 gpio_request(GPIO_FN_LCDD11, NULL);
909 gpio_request(GPIO_FN_LCDD10, NULL);
910 gpio_request(GPIO_FN_LCDD9, NULL);
911 gpio_request(GPIO_FN_LCDD8, NULL);
912 gpio_request(GPIO_FN_LCDD7, NULL);
913 gpio_request(GPIO_FN_LCDD6, NULL);
914 gpio_request(GPIO_FN_LCDD5, NULL);
915 gpio_request(GPIO_FN_LCDD4, NULL);
916 gpio_request(GPIO_FN_LCDD3, NULL);
917 gpio_request(GPIO_FN_LCDD2, NULL);
918 gpio_request(GPIO_FN_LCDD1, NULL);
919 gpio_request(GPIO_FN_LCDD0, NULL);
920 gpio_request(GPIO_FN_LCDDISP, NULL);
921 gpio_request(GPIO_FN_LCDHSYN, NULL);
922 gpio_request(GPIO_FN_LCDDCK, NULL);
923 gpio_request(GPIO_FN_LCDVSYN, NULL);
924 gpio_request(GPIO_FN_LCDDON, NULL);
925 gpio_request(GPIO_FN_LCDLCLK, NULL);
9d56dd3b 926 __raw_writew((__raw_readw(PORT_HIZA) & ~0x0001), PORT_HIZA);
fa3ba51b
KM
927
928 gpio_request(GPIO_PTE6, NULL);
929 gpio_request(GPIO_PTU1, NULL);
930 gpio_request(GPIO_PTR1, NULL);
931 gpio_request(GPIO_PTA2, NULL);
932 gpio_direction_input(GPIO_PTE6);
933 gpio_direction_output(GPIO_PTU1, 0);
934 gpio_direction_output(GPIO_PTR1, 0);
935 gpio_direction_output(GPIO_PTA2, 0);
936
82b33221 937 /* I/O buffer drive ability is high */
9d56dd3b 938 __raw_writew((__raw_readw(IODRIVEA) & ~0x00c0) | 0x0080 , IODRIVEA);
ea15edb2 939
fa3ba51b
KM
940 if (gpio_get_value(GPIO_PTE6)) {
941 /* DVI */
942 lcdc_info.clock_source = LCDC_CLK_EXTERNAL;
ea15edb2 943 lcdc_info.ch[0].clock_divider = 1,
fa3ba51b
KM
944 lcdc_info.ch[0].lcd_cfg.name = "DVI";
945 lcdc_info.ch[0].lcd_cfg.xres = 1280;
946 lcdc_info.ch[0].lcd_cfg.yres = 720;
947 lcdc_info.ch[0].lcd_cfg.left_margin = 220;
948 lcdc_info.ch[0].lcd_cfg.right_margin = 110;
949 lcdc_info.ch[0].lcd_cfg.hsync_len = 40;
950 lcdc_info.ch[0].lcd_cfg.upper_margin = 20;
951 lcdc_info.ch[0].lcd_cfg.lower_margin = 5;
952 lcdc_info.ch[0].lcd_cfg.vsync_len = 5;
953
954 gpio_set_value(GPIO_PTA2, 1);
955 gpio_set_value(GPIO_PTU1, 1);
956 } else {
957 /* Panel */
ea15edb2
KM
958
959 lcdc_info.clock_source = LCDC_CLK_PERIPHERAL;
960 lcdc_info.ch[0].clock_divider = 2,
961 lcdc_info.ch[0].lcd_cfg.name = "Panel";
962 lcdc_info.ch[0].lcd_cfg.xres = 800;
963 lcdc_info.ch[0].lcd_cfg.yres = 480;
964 lcdc_info.ch[0].lcd_cfg.left_margin = 220;
965 lcdc_info.ch[0].lcd_cfg.right_margin = 110;
966 lcdc_info.ch[0].lcd_cfg.hsync_len = 70;
967 lcdc_info.ch[0].lcd_cfg.upper_margin = 20;
968 lcdc_info.ch[0].lcd_cfg.lower_margin = 5;
969 lcdc_info.ch[0].lcd_cfg.vsync_len = 5;
970
971 gpio_set_value(GPIO_PTR1, 1);
972
973 /* FIXME
974 *
975 * LCDDON control is needed for Panel,
976 * but current sh_mobile_lcdc driver doesn't control it.
977 * It is temporary correspondence
978 */
979 gpio_request(GPIO_PTF4, NULL);
980 gpio_direction_output(GPIO_PTF4, 1);
8810e055
KM
981
982 /* enable TouchScreen */
983 i2c_register_board_info(0, &ts_i2c_clients, 1);
984 set_irq_type(IRQ0, IRQ_TYPE_LEVEL_LOW);
fa3ba51b
KM
985 }
986
2153ad32
KM
987 /* enable CEU0 */
988 gpio_request(GPIO_FN_VIO0_D15, NULL);
989 gpio_request(GPIO_FN_VIO0_D14, NULL);
990 gpio_request(GPIO_FN_VIO0_D13, NULL);
991 gpio_request(GPIO_FN_VIO0_D12, NULL);
992 gpio_request(GPIO_FN_VIO0_D11, NULL);
993 gpio_request(GPIO_FN_VIO0_D10, NULL);
994 gpio_request(GPIO_FN_VIO0_D9, NULL);
995 gpio_request(GPIO_FN_VIO0_D8, NULL);
996 gpio_request(GPIO_FN_VIO0_D7, NULL);
997 gpio_request(GPIO_FN_VIO0_D6, NULL);
998 gpio_request(GPIO_FN_VIO0_D5, NULL);
999 gpio_request(GPIO_FN_VIO0_D4, NULL);
1000 gpio_request(GPIO_FN_VIO0_D3, NULL);
1001 gpio_request(GPIO_FN_VIO0_D2, NULL);
1002 gpio_request(GPIO_FN_VIO0_D1, NULL);
1003 gpio_request(GPIO_FN_VIO0_D0, NULL);
1004 gpio_request(GPIO_FN_VIO0_VD, NULL);
1005 gpio_request(GPIO_FN_VIO0_CLK, NULL);
1006 gpio_request(GPIO_FN_VIO0_FLD, NULL);
1007 gpio_request(GPIO_FN_VIO0_HD, NULL);
1008 platform_resource_setup_memory(&ceu0_device, "ceu0", 4 << 20);
1009
1010 /* enable CEU1 */
1011 gpio_request(GPIO_FN_VIO1_D7, NULL);
1012 gpio_request(GPIO_FN_VIO1_D6, NULL);
1013 gpio_request(GPIO_FN_VIO1_D5, NULL);
1014 gpio_request(GPIO_FN_VIO1_D4, NULL);
1015 gpio_request(GPIO_FN_VIO1_D3, NULL);
1016 gpio_request(GPIO_FN_VIO1_D2, NULL);
1017 gpio_request(GPIO_FN_VIO1_D1, NULL);
1018 gpio_request(GPIO_FN_VIO1_D0, NULL);
1019 gpio_request(GPIO_FN_VIO1_FLD, NULL);
1020 gpio_request(GPIO_FN_VIO1_HD, NULL);
1021 gpio_request(GPIO_FN_VIO1_VD, NULL);
1022 gpio_request(GPIO_FN_VIO1_CLK, NULL);
1023 platform_resource_setup_memory(&ceu1_device, "ceu1", 4 << 20);
1024
e9103e74
KM
1025 /* enable KEYSC */
1026 gpio_request(GPIO_FN_KEYOUT5_IN5, NULL);
1027 gpio_request(GPIO_FN_KEYOUT4_IN6, NULL);
1028 gpio_request(GPIO_FN_KEYOUT3, NULL);
1029 gpio_request(GPIO_FN_KEYOUT2, NULL);
1030 gpio_request(GPIO_FN_KEYOUT1, NULL);
1031 gpio_request(GPIO_FN_KEYOUT0, NULL);
1032 gpio_request(GPIO_FN_KEYIN0, NULL);
1033
064a16dc
KM
1034 /* enable user debug switch */
1035 gpio_request(GPIO_PTR0, NULL);
1036 gpio_request(GPIO_PTR4, NULL);
1037 gpio_request(GPIO_PTR5, NULL);
1038 gpio_request(GPIO_PTR6, NULL);
1039 gpio_direction_input(GPIO_PTR0);
1040 gpio_direction_input(GPIO_PTR4);
1041 gpio_direction_input(GPIO_PTR5);
1042 gpio_direction_input(GPIO_PTR6);
1043
1ce4da7a
MD
1044#ifdef CONFIG_MFD_SH_MOBILE_SDHI
1045 /* enable SDHI0 on CN11 (needs DS2.4 set to ON) */
96987d96
KM
1046 gpio_request(GPIO_FN_SDHI0CD, NULL);
1047 gpio_request(GPIO_FN_SDHI0WP, NULL);
1048 gpio_request(GPIO_FN_SDHI0CMD, NULL);
1049 gpio_request(GPIO_FN_SDHI0CLK, NULL);
1050 gpio_request(GPIO_FN_SDHI0D3, NULL);
1051 gpio_request(GPIO_FN_SDHI0D2, NULL);
1052 gpio_request(GPIO_FN_SDHI0D1, NULL);
1053 gpio_request(GPIO_FN_SDHI0D0, NULL);
98779ad8
MD
1054 gpio_request(GPIO_PTB6, NULL);
1055 gpio_direction_output(GPIO_PTB6, 0);
96987d96 1056
1ce4da7a 1057 /* enable SDHI1 on CN12 (needs DS2.6,7 set to ON,OFF) */
96987d96
KM
1058 gpio_request(GPIO_FN_SDHI1CD, NULL);
1059 gpio_request(GPIO_FN_SDHI1WP, NULL);
1060 gpio_request(GPIO_FN_SDHI1CMD, NULL);
1061 gpio_request(GPIO_FN_SDHI1CLK, NULL);
1062 gpio_request(GPIO_FN_SDHI1D3, NULL);
1063 gpio_request(GPIO_FN_SDHI1D2, NULL);
1064 gpio_request(GPIO_FN_SDHI1D1, NULL);
1065 gpio_request(GPIO_FN_SDHI1D0, NULL);
96987d96 1066 gpio_request(GPIO_PTB7, NULL);
98779ad8 1067 gpio_direction_output(GPIO_PTB7, 0);
96987d96
KM
1068
1069 /* I/O buffer drive ability is high for SDHI1 */
9d56dd3b 1070 __raw_writew((__raw_readw(IODRIVEA) & ~0x3000) | 0x2000 , IODRIVEA);
1ce4da7a
MD
1071#else
1072 /* enable MSIOF0 on CN11 (needs DS2.4 set to OFF) */
1073 gpio_request(GPIO_FN_MSIOF0_TXD, NULL);
1074 gpio_request(GPIO_FN_MSIOF0_RXD, NULL);
1075 gpio_request(GPIO_FN_MSIOF0_TSCK, NULL);
1076 gpio_request(GPIO_PTM4, NULL); /* software CS control of TSYNC pin */
1077 gpio_direction_output(GPIO_PTM4, 1); /* active low CS */
1078 gpio_request(GPIO_PTB6, NULL); /* 3.3V power control */
1079 gpio_direction_output(GPIO_PTB6, 0); /* disable power by default */
1080 gpio_request(GPIO_PTY6, NULL); /* write protect */
1081 gpio_direction_input(GPIO_PTY6);
1082 gpio_request(GPIO_PTY7, NULL); /* card detect */
1083 gpio_direction_input(GPIO_PTY7);
1084
1085 spi_register_board_info(spi_bus, ARRAY_SIZE(spi_bus));
1086#endif
96987d96 1087
207efd07
KM
1088 /* enable Video */
1089 gpio_request(GPIO_PTU2, NULL);
1090 gpio_direction_output(GPIO_PTU2, 1);
1091
9aa25d64
KM
1092 /* enable Camera */
1093 gpio_request(GPIO_PTA3, NULL);
1094 gpio_request(GPIO_PTA4, NULL);
1095 gpio_direction_output(GPIO_PTA3, 0);
1096 gpio_direction_output(GPIO_PTA4, 0);
1097
1980fdc4
KM
1098 /* enable FSI */
1099 gpio_request(GPIO_FN_FSIMCKB, NULL);
1100 gpio_request(GPIO_FN_FSIIBSD, NULL);
1101 gpio_request(GPIO_FN_FSIOBSD, NULL);
1102 gpio_request(GPIO_FN_FSIIBBCK, NULL);
1103 gpio_request(GPIO_FN_FSIIBLRCK, NULL);
1104 gpio_request(GPIO_FN_FSIOBBCK, NULL);
1105 gpio_request(GPIO_FN_FSIOBLRCK, NULL);
1106 gpio_request(GPIO_FN_CLKAUDIOBO, NULL);
1107
16afc9fb
KM
1108 /* set SPU2 clock to 83.4 MHz */
1109 clk = clk_get(NULL, "spu_clk");
1110 clk_set_rate(clk, clk_round_rate(clk, 83333333));
1111 clk_put(clk);
1112
1980fdc4
KM
1113 /* change parent of FSI B */
1114 clk = clk_get(NULL, "fsib_clk");
1115 clk_register(&fsimckb_clk);
1116 clk_set_parent(clk, &fsimckb_clk);
1117 clk_set_rate(clk, 11000);
1118 clk_set_rate(&fsimckb_clk, 11000);
1119 clk_put(clk);
1120
1121 gpio_request(GPIO_PTU0, NULL);
1122 gpio_direction_output(GPIO_PTU0, 0);
1123 mdelay(20);
1124
ea440783
NH
1125 /* enable motion sensor */
1126 gpio_request(GPIO_FN_INTC_IRQ1, NULL);
1127 gpio_direction_input(GPIO_FN_INTC_IRQ1);
1128
6f26d19f
MD
1129 /* set VPU clock to 166 MHz */
1130 clk = clk_get(NULL, "vpu_clk");
1131 clk_set_rate(clk, clk_round_rate(clk, 166000000));
1132 clk_put(clk);
1133
125ecce6 1134 /* enable I2C device */
1980fdc4
KM
1135 i2c_register_board_info(0, i2c0_devices,
1136 ARRAY_SIZE(i2c0_devices));
1137
125ecce6
KM
1138 i2c_register_board_info(1, i2c1_devices,
1139 ARRAY_SIZE(i2c1_devices));
1140
4138b740
KM
1141 return platform_add_devices(ecovec_devices,
1142 ARRAY_SIZE(ecovec_devices));
1143}
4907d57f
KM
1144arch_initcall(arch_setup);
1145
1146static int __init devices_setup(void)
1147{
376abbb4 1148 sh_eth_init(&sh_eth_plat);
4907d57f
KM
1149 return 0;
1150}
1151device_initcall(devices_setup);
1152
4138b740
KM
1153static struct sh_machine_vector mv_ecovec __initmv = {
1154 .mv_name = "R0P7724 (EcoVec)",
1155};