[mirror_ubuntu-artful-kernel.git] / arch / sparc / include / asm / cacheflush_32.h

#ifndef _SPARC_CACHEFLUSH_H
#define _SPARC_CACHEFLUSH_H

#include <asm/cachetlb_32.h>

#define flush_cache_all() \
	sparc32_cachetlb_ops->cache_all()
#define flush_cache_mm(mm) \
	sparc32_cachetlb_ops->cache_mm(mm)
#define flush_cache_dup_mm(mm) \
	sparc32_cachetlb_ops->cache_mm(mm)
#define flush_cache_range(vma,start,end) \
	sparc32_cachetlb_ops->cache_range(vma, start, end)
#define flush_cache_page(vma,addr,pfn) \
	sparc32_cachetlb_ops->cache_page(vma, addr)
#define flush_icache_range(start, end)		do { } while (0)
#define flush_icache_page(vma, pg)		do { } while (0)

#define flush_icache_user_range(vma,pg,adr,len)	do { } while (0)

#define copy_to_user_page(vma, page, vaddr, dst, src, len) \
	do {							\
		flush_cache_page(vma, vaddr, page_to_pfn(page));\
		memcpy(dst, src, len);				\
	} while (0)
#define copy_from_user_page(vma, page, vaddr, dst, src, len) \
	do {							\
		flush_cache_page(vma, vaddr, page_to_pfn(page));\
		memcpy(dst, src, len);				\
	} while (0)

#define __flush_page_to_ram(addr) \
	sparc32_cachetlb_ops->page_to_ram(addr)
#define flush_sig_insns(mm,insn_addr) \
	sparc32_cachetlb_ops->sig_insns(mm, insn_addr)
#define flush_page_for_dma(addr) \
	sparc32_cachetlb_ops->page_for_dma(addr)

void sparc_flush_page_to_ram(struct page *page);

#define ARCH_IMPLEMENTS_FLUSH_DCACHE_PAGE 1
#define flush_dcache_page(page)			sparc_flush_page_to_ram(page)
#define flush_dcache_mmap_lock(mapping)		do { } while (0)
#define flush_dcache_mmap_unlock(mapping)	do { } while (0)

#define flush_cache_vmap(start, end)		flush_cache_all()
#define flush_cache_vunmap(start, end)		flush_cache_all()

/* When a context switch happens we must flush all user windows so that
 * the windows of the current process are flushed onto its stack. This
 * way the windows are all clean for the next process and the stack
 * frames are up to date.
 */
void flush_user_windows(void);
void kill_user_windows(void);
void flushw_all(void);

#endif /* _SPARC_CACHEFLUSH_H */
Commit	Line	Data
f5e706ad SR	1	#ifndef _SPARC_CACHEFLUSH_H
	2	#define _SPARC_CACHEFLUSH_H
	3
5d83d666 DM	4	#include <asm/cachetlb_32.h>
	5
	6	#define flush_cache_all() \
	7	sparc32_cachetlb_ops->cache_all()
	8	#define flush_cache_mm(mm) \
	9	sparc32_cachetlb_ops->cache_mm(mm)
	10	#define flush_cache_dup_mm(mm) \
	11	sparc32_cachetlb_ops->cache_mm(mm)
	12	#define flush_cache_range(vma,start,end) \
	13	sparc32_cachetlb_ops->cache_range(vma, start, end)
	14	#define flush_cache_page(vma,addr,pfn) \
	15	sparc32_cachetlb_ops->cache_page(vma, addr)
f5e706ad SR	16	#define flush_icache_range(start, end) do { } while (0)
	17	#define flush_icache_page(vma, pg) do { } while (0)
	18
	19	#define flush_icache_user_range(vma,pg,adr,len) do { } while (0)
	20
	21	#define copy_to_user_page(vma, page, vaddr, dst, src, len) \
	22	do { \
	23	flush_cache_page(vma, vaddr, page_to_pfn(page));\
	24	memcpy(dst, src, len); \
	25	} while (0)
	26	#define copy_from_user_page(vma, page, vaddr, dst, src, len) \
	27	do { \
	28	flush_cache_page(vma, vaddr, page_to_pfn(page));\
	29	memcpy(dst, src, len); \
	30	} while (0)
	31
5d83d666 DM	32	#define __flush_page_to_ram(addr) \
	33	sparc32_cachetlb_ops->page_to_ram(addr)
	34	#define flush_sig_insns(mm,insn_addr) \
	35	sparc32_cachetlb_ops->sig_insns(mm, insn_addr)
	36	#define flush_page_for_dma(addr) \
	37	sparc32_cachetlb_ops->page_for_dma(addr)
f5e706ad	38
f05a6865	39	void sparc_flush_page_to_ram(struct page *page);
f5e706ad	40
2d4dc890	41	#define ARCH_IMPLEMENTS_FLUSH_DCACHE_PAGE 1
f5e706ad SR	42	#define flush_dcache_page(page) sparc_flush_page_to_ram(page)
	43	#define flush_dcache_mmap_lock(mapping) do { } while (0)
	44	#define flush_dcache_mmap_unlock(mapping) do { } while (0)
	45
	46	#define flush_cache_vmap(start, end) flush_cache_all()
	47	#define flush_cache_vunmap(start, end) flush_cache_all()
	48
d550bbd4 DH	49	/* When a context switch happens we must flush all user windows so that
	50	* the windows of the current process are flushed onto its stack. This
	51	* way the windows are all clean for the next process and the stack
	52	* frames are up to date.
	53	*/
f05a6865 SR	54	void flush_user_windows(void);
	55	void kill_user_windows(void);
	56	void flushw_all(void);
d550bbd4	57
f5e706ad	58	#endif /* _SPARC_CACHEFLUSH_H */