[mirror_ubuntu-bionic-kernel.git] / arch / sparc / include / asm / timer_32.h

/* SPDX-License-Identifier: GPL-2.0 */
/*
 * timer.h:  Definitions for the timer chips on the Sparc.
 *
 * Copyright (C) 1995 David S. Miller (davem@caip.rutgers.edu)
 */


#ifndef _SPARC_TIMER_H
#define _SPARC_TIMER_H

#include <linux/clocksource.h>
#include <linux/irqreturn.h>

#include <asm-generic/percpu.h>

#include <asm/cpu_type.h>  /* For SUN4M_NCPUS */

#define SBUS_CLOCK_RATE   2000000 /* 2MHz */
#define TIMER_VALUE_SHIFT 9
#define TIMER_VALUE_MASK  0x3fffff
#define TIMER_LIMIT_BIT   (1 << 31)  /* Bit 31 in Counter-Timer register */

/* The counter timer register has the value offset by 9 bits.
 * From sun4m manual:
 * When a counter reaches the value in the corresponding limit register,
 * the Limit bit is set and the counter is set to 500 nS (i.e. 0x00000200).
 *
 * To compensate for this add one to the value.
 */
static inline unsigned int timer_value(unsigned int value)
{
	return (value + 1) << TIMER_VALUE_SHIFT;
}

extern volatile u32 __iomem *master_l10_counter;

irqreturn_t notrace timer_interrupt(int dummy, void *dev_id);

#ifdef CONFIG_SMP
DECLARE_PER_CPU(struct clock_event_device, sparc32_clockevent);
void register_percpu_ce(int cpu);
#endif

#endif /* !(_SPARC_TIMER_H) */
Commit	Line	Data
b2441318	1	/* SPDX-License-Identifier: GPL-2.0 */
f5e706ad SR	2	/*
	3	* timer.h: Definitions for the timer chips on the Sparc.
	4	*
	5	* Copyright (C) 1995 David S. Miller (davem@caip.rutgers.edu)
	6	*/
	7
	8
	9	#ifndef _SPARC_TIMER_H
	10	#define _SPARC_TIMER_H
	11
62f08283 TK	12	#include <linux/clocksource.h>
	13	#include <linux/irqreturn.h>
	14
	15	#include <asm-generic/percpu.h>
	16
d550bbd4	17	#include <asm/cpu_type.h> /* For SUN4M_NCPUS */
f5e706ad	18
62f08283 TK	19	#define SBUS_CLOCK_RATE 2000000 /* 2MHz */
	20	#define TIMER_VALUE_SHIFT 9
	21	#define TIMER_VALUE_MASK 0x3fffff
	22	#define TIMER_LIMIT_BIT (1 << 31) /* Bit 31 in Counter-Timer register */
	23
	24	/* The counter timer register has the value offset by 9 bits.
	25	* From sun4m manual:
	26	* When a counter reaches the value in the corresponding limit register,
	27	* the Limit bit is set and the counter is set to 500 nS (i.e. 0x00000200).
	28	*
	29	* To compensate for this add one to the value.
	30	*/
	31	static inline unsigned int timer_value(unsigned int value)
	32	{
	33	return (value + 1) << TIMER_VALUE_SHIFT;
	34	}
	35
fcea8b27	36	extern volatile u32 __iomem *master_l10_counter;
f5e706ad	37
f05a6865	38	irqreturn_t notrace timer_interrupt(int dummy, void *dev_id);
62f08283 TK	39
	40	#ifdef CONFIG_SMP
	41	DECLARE_PER_CPU(struct clock_event_device, sparc32_clockevent);
f05a6865	42	void register_percpu_ce(int cpu);
62f08283 TK	43	#endif
62f08283 TK	44
f5e706ad	45	#endif /* !(_SPARC_TIMER_H) */