[mirror_ubuntu-bionic-kernel.git] / arch / sparc / kernel / sun4d_smp.c

/* sun4d_smp.c: Sparc SS1000/SC2000 SMP support.
 *
 * Copyright (C) 1998 Jakub Jelinek (jj@sunsite.mff.cuni.cz)
 *
 * Based on sun4m's smp.c, which is:
 * Copyright (C) 1996 David S. Miller (davem@caip.rutgers.edu)
 */

#include <asm/head.h>

#include <linux/kernel.h>
#include <linux/sched.h>
#include <linux/threads.h>
#include <linux/smp.h>
#include <linux/smp_lock.h>
#include <linux/interrupt.h>
#include <linux/kernel_stat.h>
#include <linux/init.h>
#include <linux/spinlock.h>
#include <linux/mm.h>
#include <linux/swap.h>
#include <linux/profile.h>

#include <asm/ptrace.h>
#include <asm/atomic.h>

#include <asm/delay.h>
#include <asm/irq.h>
#include <asm/page.h>
#include <asm/pgalloc.h>
#include <asm/pgtable.h>
#include <asm/oplib.h>
#include <asm/sbus.h>
#include <asm/sbi.h>
#include <asm/tlbflush.h>
#include <asm/cacheflush.h>
#include <asm/cpudata.h>

#define IRQ_CROSS_CALL		15

extern ctxd_t *srmmu_ctx_table_phys;

extern void calibrate_delay(void);

static volatile int smp_processors_ready = 0;
static int smp_highest_cpu;
extern volatile unsigned long cpu_callin_map[NR_CPUS];
extern cpuinfo_sparc cpu_data[NR_CPUS];
extern unsigned char boot_cpu_id;
extern volatile int smp_process_available;

extern cpumask_t smp_commenced_mask;

extern int __smp4d_processor_id(void);

/* #define SMP_DEBUG */

#ifdef SMP_DEBUG
#define SMP_PRINTK(x)	printk x
#else
#define SMP_PRINTK(x)
#endif

static inline unsigned long swap(volatile unsigned long *ptr, unsigned long val)
{
	__asm__ __volatile__("swap [%1], %0\n\t" :
			     "=&r" (val), "=&r" (ptr) :
			     "0" (val), "1" (ptr));
	return val;
}

static void smp_setup_percpu_timer(void);
extern void cpu_probe(void);
extern void sun4d_distribute_irqs(void);

void __init smp4d_callin(void)
{
	int cpuid = hard_smp4d_processor_id();
	extern spinlock_t sun4d_imsk_lock;
	unsigned long flags;
	
	/* Show we are alive */
	cpu_leds[cpuid] = 0x6;
	show_leds(cpuid);

	/* Enable level15 interrupt, disable level14 interrupt for now */
	cc_set_imsk((cc_get_imsk() & ~0x8000) | 0x4000);

	local_flush_cache_all();
	local_flush_tlb_all();

	/*
	 * Unblock the master CPU _only_ when the scheduler state
	 * of all secondary CPUs will be up-to-date, so after
	 * the SMP initialization the master will be just allowed
	 * to call the scheduler code.
	 */
	/* Get our local ticker going. */
	smp_setup_percpu_timer();

	calibrate_delay();
	smp_store_cpu_info(cpuid);
	local_flush_cache_all();
	local_flush_tlb_all();

	/* Allow master to continue. */
	swap((unsigned long *)&cpu_callin_map[cpuid], 1);
	local_flush_cache_all();
	local_flush_tlb_all();
	
	cpu_probe();

	while((unsigned long)current_set[cpuid] < PAGE_OFFSET)
		barrier();
		
	while(current_set[cpuid]->cpu != cpuid)
		barrier();
		
	/* Fix idle thread fields. */
	__asm__ __volatile__("ld [%0], %%g6\n\t"
			     : : "r" (&current_set[cpuid])
			     : "memory" /* paranoid */);

	cpu_leds[cpuid] = 0x9;
	show_leds(cpuid);
	
	/* Attach to the address space of init_task. */
	atomic_inc(&init_mm.mm_count);
	current->active_mm = &init_mm;

	local_flush_cache_all();
	local_flush_tlb_all();
	
	local_irq_enable();	/* We don't allow PIL 14 yet */
	
	while (!cpu_isset(cpuid, smp_commenced_mask))
		barrier();

	spin_lock_irqsave(&sun4d_imsk_lock, flags);
	cc_set_imsk(cc_get_imsk() & ~0x4000); /* Allow PIL 14 as well */
	spin_unlock_irqrestore(&sun4d_imsk_lock, flags);
	cpu_set(cpuid, cpu_online_map);

}

extern void init_IRQ(void);
extern void cpu_panic(void);

/*
 *	Cycle through the processors asking the PROM to start each one.
 */
 
extern struct linux_prom_registers smp_penguin_ctable;
extern unsigned long trapbase_cpu1[];
extern unsigned long trapbase_cpu2[];
extern unsigned long trapbase_cpu3[];

void __init smp4d_boot_cpus(void)
{
	if (boot_cpu_id)
		current_set[0] = NULL;
	smp_setup_percpu_timer();
	local_flush_cache_all();
}

int smp4d_boot_one_cpu(int i)
{
			extern unsigned long sun4d_cpu_startup;
			unsigned long *entry = &sun4d_cpu_startup;
			struct task_struct *p;
			int timeout;
			int cpu_node;

			cpu_find_by_instance(i, &cpu_node,NULL);
			/* Cook up an idler for this guy. */
			p = fork_idle(i);
			current_set[i] = task_thread_info(p);

			/*
			 * Initialize the contexts table
			 * Since the call to prom_startcpu() trashes the structure,
			 * we need to re-initialize it for each cpu
			 */
			smp_penguin_ctable.which_io = 0;
			smp_penguin_ctable.phys_addr = (unsigned int) srmmu_ctx_table_phys;
			smp_penguin_ctable.reg_size = 0;

			/* whirrr, whirrr, whirrrrrrrrr... */
			SMP_PRINTK(("Starting CPU %d at %p \n", i, entry));
			local_flush_cache_all();
			prom_startcpu(cpu_node,
				      &smp_penguin_ctable, 0, (char *)entry);
				      
			SMP_PRINTK(("prom_startcpu returned :)\n"));

			/* wheee... it's going... */
			for(timeout = 0; timeout < 10000; timeout++) {
				if(cpu_callin_map[i])
					break;
				udelay(200);
			}
			
	if (!(cpu_callin_map[i])) {
		printk("Processor %d is stuck.\n", i);
		return -ENODEV;

	}
	local_flush_cache_all();
	return 0;
}

void __init smp4d_smp_done(void)
{
	int i, first;
	int *prev;

	/* setup cpu list for irq rotation */
	first = 0;
	prev = &first;
	for (i = 0; i < NR_CPUS; i++)
		if (cpu_online(i)) {
			*prev = i;
			prev = &cpu_data(i).next;
		}
	*prev = first;
	local_flush_cache_all();

	/* Free unneeded trap tables */
	ClearPageReserved(virt_to_page(trapbase_cpu1));
	init_page_count(virt_to_page(trapbase_cpu1));
	free_page((unsigned long)trapbase_cpu1);
	totalram_pages++;
	num_physpages++;

	ClearPageReserved(virt_to_page(trapbase_cpu2));
	init_page_count(virt_to_page(trapbase_cpu2));
	free_page((unsigned long)trapbase_cpu2);
	totalram_pages++;
	num_physpages++;

	ClearPageReserved(virt_to_page(trapbase_cpu3));
	init_page_count(virt_to_page(trapbase_cpu3));
	free_page((unsigned long)trapbase_cpu3);
	totalram_pages++;
	num_physpages++;

	/* Ok, they are spinning and ready to go. */
	smp_processors_ready = 1;
	sun4d_distribute_irqs();
}

static struct smp_funcall {
	smpfunc_t func;
	unsigned long arg1;
	unsigned long arg2;
	unsigned long arg3;
	unsigned long arg4;
	unsigned long arg5;
	unsigned char processors_in[NR_CPUS];  /* Set when ipi entered. */
	unsigned char processors_out[NR_CPUS]; /* Set when ipi exited. */
} ccall_info __attribute__((aligned(8)));

static DEFINE_SPINLOCK(cross_call_lock);

/* Cross calls must be serialized, at least currently. */
void smp4d_cross_call(smpfunc_t func, unsigned long arg1, unsigned long arg2,
		    unsigned long arg3, unsigned long arg4, unsigned long arg5)
{
	if(smp_processors_ready) {
		register int high = smp_highest_cpu;
		unsigned long flags;

		spin_lock_irqsave(&cross_call_lock, flags);

		{
			/* If you make changes here, make sure gcc generates proper code... */
			register smpfunc_t f asm("i0") = func;
			register unsigned long a1 asm("i1") = arg1;
			register unsigned long a2 asm("i2") = arg2;
			register unsigned long a3 asm("i3") = arg3;
			register unsigned long a4 asm("i4") = arg4;
			register unsigned long a5 asm("i5") = arg5;

			__asm__ __volatile__(
				"std %0, [%6]\n\t"
				"std %2, [%6 + 8]\n\t"
				"std %4, [%6 + 16]\n\t" : :
				"r"(f), "r"(a1), "r"(a2), "r"(a3), "r"(a4), "r"(a5),
				"r" (&ccall_info.func));
		}

		/* Init receive/complete mapping, plus fire the IPI's off. */
		{
			cpumask_t mask;
			register int i;

			mask = cpumask_of_cpu(hard_smp4d_processor_id());
			cpus_andnot(mask, cpu_online_map, mask);
			for(i = 0; i <= high; i++) {
				if (cpu_isset(i, mask)) {
					ccall_info.processors_in[i] = 0;
					ccall_info.processors_out[i] = 0;
					sun4d_send_ipi(i, IRQ_CROSS_CALL);
				}
			}
		}

		{
			register int i;

			i = 0;
			do {
				while(!ccall_info.processors_in[i])
					barrier();
			} while(++i <= high);

			i = 0;
			do {
				while(!ccall_info.processors_out[i])
					barrier();
			} while(++i <= high);
		}

		spin_unlock_irqrestore(&cross_call_lock, flags);
	}
}

/* Running cross calls. */
void smp4d_cross_call_irq(void)
{
	int i = hard_smp4d_processor_id();

	ccall_info.processors_in[i] = 1;
	ccall_info.func(ccall_info.arg1, ccall_info.arg2, ccall_info.arg3,
			ccall_info.arg4, ccall_info.arg5);
	ccall_info.processors_out[i] = 1;
}

static int smp4d_stop_cpu_sender;

static void smp4d_stop_cpu(void)
{
	int me = hard_smp4d_processor_id();
	
	if (me != smp4d_stop_cpu_sender)
		while(1) barrier();
}

/* Cross calls, in order to work efficiently and atomically do all
 * the message passing work themselves, only stopcpu and reschedule
 * messages come through here.
 */
void smp4d_message_pass(int target, int msg, unsigned long data, int wait)
{
	int me = hard_smp4d_processor_id();

	SMP_PRINTK(("smp4d_message_pass %d %d %08lx %d\n", target, msg, data, wait));
	if (msg == MSG_STOP_CPU && target == MSG_ALL_BUT_SELF) {
		unsigned long flags;
		static DEFINE_SPINLOCK(stop_cpu_lock);
		spin_lock_irqsave(&stop_cpu_lock, flags);
		smp4d_stop_cpu_sender = me;
		smp4d_cross_call((smpfunc_t)smp4d_stop_cpu, 0, 0, 0, 0, 0);
		spin_unlock_irqrestore(&stop_cpu_lock, flags);
	}
	printk("Yeeee, trying to send SMP msg(%d) to %d on cpu %d\n", msg, target, me);
	panic("Bogon SMP message pass.");
}

void smp4d_percpu_timer_interrupt(struct pt_regs *regs)
{
	int cpu = hard_smp4d_processor_id();
	static int cpu_tick[NR_CPUS];
	static char led_mask[] = { 0xe, 0xd, 0xb, 0x7, 0xb, 0xd };

	bw_get_prof_limit(cpu);	
	bw_clear_intr_mask(0, 1);	/* INTR_TABLE[0] & 1 is Profile IRQ */

	cpu_tick[cpu]++;
	if (!(cpu_tick[cpu] & 15)) {
		if (cpu_tick[cpu] == 0x60)
			cpu_tick[cpu] = 0;
		cpu_leds[cpu] = led_mask[cpu_tick[cpu] >> 4];
		show_leds(cpu);
	}

	profile_tick(CPU_PROFILING, regs);

	if(!--prof_counter(cpu)) {
		int user = user_mode(regs);

		irq_enter();
		update_process_times(user);
		irq_exit();

		prof_counter(cpu) = prof_multiplier(cpu);
	}
}

extern unsigned int lvl14_resolution;

static void __init smp_setup_percpu_timer(void)
{
	int cpu = hard_smp4d_processor_id();

	prof_counter(cpu) = prof_multiplier(cpu) = 1;
	load_profile_irq(cpu, lvl14_resolution);
}

void __init smp4d_blackbox_id(unsigned *addr)
{
	int rd = *addr & 0x3e000000;
	
	addr[0] = 0xc0800800 | rd;		/* lda [%g0] ASI_M_VIKING_TMP1, reg */
	addr[1] = 0x01000000;    		/* nop */
	addr[2] = 0x01000000;    		/* nop */
}

void __init smp4d_blackbox_current(unsigned *addr)
{
	int rd = *addr & 0x3e000000;
	
	addr[0] = 0xc0800800 | rd;		/* lda [%g0] ASI_M_VIKING_TMP1, reg */
	addr[2] = 0x81282002 | rd | (rd >> 11);	/* sll reg, 2, reg */
	addr[4] = 0x01000000;			/* nop */
}

void __init sun4d_init_smp(void)
{
	int i;
	extern unsigned int t_nmi[], linux_trap_ipi15_sun4d[], linux_trap_ipi15_sun4m[];

	/* Patch ipi15 trap table */
	t_nmi[1] = t_nmi[1] + (linux_trap_ipi15_sun4d - linux_trap_ipi15_sun4m);
	
	/* And set btfixup... */
	BTFIXUPSET_BLACKBOX(hard_smp_processor_id, smp4d_blackbox_id);
	BTFIXUPSET_BLACKBOX(load_current, smp4d_blackbox_current);
	BTFIXUPSET_CALL(smp_cross_call, smp4d_cross_call, BTFIXUPCALL_NORM);
	BTFIXUPSET_CALL(smp_message_pass, smp4d_message_pass, BTFIXUPCALL_NORM);
	BTFIXUPSET_CALL(__hard_smp_processor_id, __smp4d_processor_id, BTFIXUPCALL_NORM);
	
	for (i = 0; i < NR_CPUS; i++) {
		ccall_info.processors_in[i] = 1;
		ccall_info.processors_out[i] = 1;
	}
}
Commit	Line	Data
1da177e4 LT	1	/* sun4d_smp.c: Sparc SS1000/SC2000 SMP support.
	2	*
	3	* Copyright (C) 1998 Jakub Jelinek (jj@sunsite.mff.cuni.cz)
	4	*
	5	* Based on sun4m's smp.c, which is:
	6	* Copyright (C) 1996 David S. Miller (davem@caip.rutgers.edu)
	7	*/
	8
	9	#include <asm/head.h>
	10
	11	#include <linux/kernel.h>
	12	#include <linux/sched.h>
	13	#include <linux/threads.h>
	14	#include <linux/smp.h>
	15	#include <linux/smp_lock.h>
	16	#include <linux/interrupt.h>
	17	#include <linux/kernel_stat.h>
	18	#include <linux/init.h>
	19	#include <linux/spinlock.h>
	20	#include <linux/mm.h>
	21	#include <linux/swap.h>
	22	#include <linux/profile.h>
	23
	24	#include <asm/ptrace.h>
	25	#include <asm/atomic.h>
	26
	27	#include <asm/delay.h>
	28	#include <asm/irq.h>
	29	#include <asm/page.h>
	30	#include <asm/pgalloc.h>
	31	#include <asm/pgtable.h>
	32	#include <asm/oplib.h>
	33	#include <asm/sbus.h>
	34	#include <asm/sbi.h>
	35	#include <asm/tlbflush.h>
	36	#include <asm/cacheflush.h>
	37	#include <asm/cpudata.h>
	38
	39	#define IRQ_CROSS_CALL 15
	40
	41	extern ctxd_t *srmmu_ctx_table_phys;
	42
	43	extern void calibrate_delay(void);
	44
5fec811e	45	static volatile int smp_processors_ready = 0;
1da177e4 LT	46	static int smp_highest_cpu;
1da177e4 LT	47	extern volatile unsigned long cpu_callin_map[NR_CPUS];
a54123e2	48	extern cpuinfo_sparc cpu_data[NR_CPUS];
1da177e4	49	extern unsigned char boot_cpu_id;
1da177e4	50	extern volatile int smp_process_available;
a54123e2 BB	51
	52	extern cpumask_t smp_commenced_mask;
	53
1da177e4 LT	54	extern int __smp4d_processor_id(void);
	55
	56	/* #define SMP_DEBUG */
	57
	58	#ifdef SMP_DEBUG
	59	#define SMP_PRINTK(x) printk x
	60	#else
	61	#define SMP_PRINTK(x)
	62	#endif
	63
	64	static inline unsigned long swap(volatile unsigned long *ptr, unsigned long val)
	65	{
	66	__asm__ __volatile__("swap [%1], %0\n\t" :
	67	"=&r" (val), "=&r" (ptr) :
	68	"0" (val), "1" (ptr));
	69	return val;
	70	}
	71
	72	static void smp_setup_percpu_timer(void);
	73	extern void cpu_probe(void);
	74	extern void sun4d_distribute_irqs(void);
	75
	76	void __init smp4d_callin(void)
	77	{
	78	int cpuid = hard_smp4d_processor_id();
	79	extern spinlock_t sun4d_imsk_lock;
	80	unsigned long flags;
	81
	82	/* Show we are alive */
	83	cpu_leds[cpuid] = 0x6;
	84	show_leds(cpuid);
	85
	86	/* Enable level15 interrupt, disable level14 interrupt for now */
	87	cc_set_imsk((cc_get_imsk() & ~0x8000) \| 0x4000);
	88
	89	local_flush_cache_all();
	90	local_flush_tlb_all();
	91
	92	/*
	93	* Unblock the master CPU _only_ when the scheduler state
	94	* of all secondary CPUs will be up-to-date, so after
	95	* the SMP initialization the master will be just allowed
	96	* to call the scheduler code.
	97	*/
	98	/* Get our local ticker going. */
	99	smp_setup_percpu_timer();
	100
	101	calibrate_delay();
	102	smp_store_cpu_info(cpuid);
	103	local_flush_cache_all();
	104	local_flush_tlb_all();
	105
	106	/* Allow master to continue. */
	107	swap((unsigned long *)&cpu_callin_map[cpuid], 1);
	108	local_flush_cache_all();
	109	local_flush_tlb_all();
	110
	111	cpu_probe();
	112
	113	while((unsigned long)current_set[cpuid] < PAGE_OFFSET)
	114	barrier();
	115
	116	while(current_set[cpuid]->cpu != cpuid)
	117	barrier();
118
119	/* Fix idle thread fields. */
120	__asm__ __volatile__("ld [%0], %%g6\n\t"
121	: : "r" (&current_set[cpuid])
122	: "memory" /* paranoid */);
123
124	cpu_leds[cpuid] = 0x9;
125	show_leds(cpuid);
126
127	/* Attach to the address space of init_task. */
128	atomic_inc(&init_mm.mm_count);
129	current->active_mm = &init_mm;
130
131	local_flush_cache_all();
132	local_flush_tlb_all();
133
134	local_irq_enable(); /* We don't allow PIL 14 yet */
135
a54123e2	136	while (!cpu_isset(cpuid, smp_commenced_mask))
1da177e4 LT	137	barrier();
	138
	139	spin_lock_irqsave(&sun4d_imsk_lock, flags);
	140	cc_set_imsk(cc_get_imsk() & ~0x4000); /* Allow PIL 14 as well */
	141	spin_unlock_irqrestore(&sun4d_imsk_lock, flags);
8b3c848c RB	142	cpu_set(cpuid, cpu_online_map);
8b3c848c RB	143
1da177e4 LT	144	}
	145
	146	extern void init_IRQ(void);
	147	extern void cpu_panic(void);
	148
	149	/*
	150	* Cycle through the processors asking the PROM to start each one.
	151	*/
	152
	153	extern struct linux_prom_registers smp_penguin_ctable;
	154	extern unsigned long trapbase_cpu1[];
	155	extern unsigned long trapbase_cpu2[];
	156	extern unsigned long trapbase_cpu3[];
	157
	158	void __init smp4d_boot_cpus(void)
	159	{
1da177e4 LT	160	if (boot_cpu_id)
1da177e4 LT	161	current_set[0] = NULL;
1da177e4 LT	162	smp_setup_percpu_timer();
1da177e4 LT	163	local_flush_cache_all();
8b3c848c RB	164	}
	165
	166	int smp4d_boot_one_cpu(int i)
	167	{
1da177e4 LT	168	extern unsigned long sun4d_cpu_startup;
	169	unsigned long *entry = &sun4d_cpu_startup;
	170	struct task_struct *p;
	171	int timeout;
8b3c848c	172	int cpu_node;
1da177e4	173
8b3c848c	174	cpu_find_by_instance(i, &cpu_node,NULL);
1da177e4 LT	175	/* Cook up an idler for this guy. */
1da177e4 LT	176	p = fork_idle(i);
d562ef6a	177	current_set[i] = task_thread_info(p);
1da177e4 LT	178
	179	/*
	180	* Initialize the contexts table
	181	* Since the call to prom_startcpu() trashes the structure,
	182	* we need to re-initialize it for each cpu
	183	*/
	184	smp_penguin_ctable.which_io = 0;
	185	smp_penguin_ctable.phys_addr = (unsigned int) srmmu_ctx_table_phys;
	186	smp_penguin_ctable.reg_size = 0;
	187
	188	/* whirrr, whirrr, whirrrrrrrrr... */
8b3c848c	189	SMP_PRINTK(("Starting CPU %d at %p \n", i, entry));
1da177e4	190	local_flush_cache_all();
8b3c848c	191	prom_startcpu(cpu_node,
1da177e4 LT	192	&smp_penguin_ctable, 0, (char *)entry);
	193
	194	SMP_PRINTK(("prom_startcpu returned :)\n"));
	195
	196	/* wheee... it's going... */
	197	for(timeout = 0; timeout < 10000; timeout++) {
	198	if(cpu_callin_map[i])
	199	break;
	200	udelay(200);
	201	}
	202
8b3c848c RB	203	if (!(cpu_callin_map[i])) {
	204	printk("Processor %d is stuck.\n", i);
	205	return -ENODEV;
	206
1da177e4 LT	207	}
1da177e4 LT	208	local_flush_cache_all();
8b3c848c RB	209	return 0;
	210	}
	211
	212	void __init smp4d_smp_done(void)
	213	{
	214	int i, first;
	215	int *prev;
	216
	217	/* setup cpu list for irq rotation */
	218	first = 0;
	219	prev = &first;
	220	for (i = 0; i < NR_CPUS; i++)
	221	if (cpu_online(i)) {
	222	*prev = i;
	223	prev = &cpu_data(i).next;
1da177e4	224	}
8b3c848c RB	225	*prev = first;
8b3c848c RB	226	local_flush_cache_all();
1da177e4 LT	227
	228	/* Free unneeded trap tables */
	229	ClearPageReserved(virt_to_page(trapbase_cpu1));
7835e98b	230	init_page_count(virt_to_page(trapbase_cpu1));
1da177e4 LT	231	free_page((unsigned long)trapbase_cpu1);
	232	totalram_pages++;
	233	num_physpages++;
	234
	235	ClearPageReserved(virt_to_page(trapbase_cpu2));
7835e98b	236	init_page_count(virt_to_page(trapbase_cpu2));
1da177e4 LT	237	free_page((unsigned long)trapbase_cpu2);
	238	totalram_pages++;
	239	num_physpages++;
	240
	241	ClearPageReserved(virt_to_page(trapbase_cpu3));
7835e98b	242	init_page_count(virt_to_page(trapbase_cpu3));
1da177e4 LT	243	free_page((unsigned long)trapbase_cpu3);
	244	totalram_pages++;
	245	num_physpages++;
	246
	247	/* Ok, they are spinning and ready to go. */
	248	smp_processors_ready = 1;
	249	sun4d_distribute_irqs();
	250	}
	251
	252	static struct smp_funcall {
	253	smpfunc_t func;
	254	unsigned long arg1;
	255	unsigned long arg2;
	256	unsigned long arg3;
	257	unsigned long arg4;
	258	unsigned long arg5;
	259	unsigned char processors_in[NR_CPUS]; /* Set when ipi entered. */
	260	unsigned char processors_out[NR_CPUS]; /* Set when ipi exited. */
	261	} ccall_info __attribute__((aligned(8)));
	262
	263	static DEFINE_SPINLOCK(cross_call_lock);
	264
	265	/* Cross calls must be serialized, at least currently. */
	266	void smp4d_cross_call(smpfunc_t func, unsigned long arg1, unsigned long arg2,
	267	unsigned long arg3, unsigned long arg4, unsigned long arg5)
	268	{
	269	if(smp_processors_ready) {
	270	register int high = smp_highest_cpu;
	271	unsigned long flags;
	272
	273	spin_lock_irqsave(&cross_call_lock, flags);
	274
	275	{
	276	/* If you make changes here, make sure gcc generates proper code... */
	277	register smpfunc_t f asm("i0") = func;
	278	register unsigned long a1 asm("i1") = arg1;
	279	register unsigned long a2 asm("i2") = arg2;
	280	register unsigned long a3 asm("i3") = arg3;
	281	register unsigned long a4 asm("i4") = arg4;
	282	register unsigned long a5 asm("i5") = arg5;
	283
	284	__asm__ __volatile__(
	285	"std %0, [%6]\n\t"
	286	"std %2, [%6 + 8]\n\t"
	287	"std %4, [%6 + 16]\n\t" : :
	288	"r"(f), "r"(a1), "r"(a2), "r"(a3), "r"(a4), "r"(a5),
	289	"r" (&ccall_info.func));
	290	}
	291
	292	/* Init receive/complete mapping, plus fire the IPI's off. */
	293	{
	294	cpumask_t mask;
	295	register int i;
	296
	297	mask = cpumask_of_cpu(hard_smp4d_processor_id());
8b3c848c	298	cpus_andnot(mask, cpu_online_map, mask);
1da177e4 LT	299	for(i = 0; i <= high; i++) {
	300	if (cpu_isset(i, mask)) {
	301	ccall_info.processors_in[i] = 0;
	302	ccall_info.processors_out[i] = 0;
	303	sun4d_send_ipi(i, IRQ_CROSS_CALL);
	304	}
	305	}
	306	}
	307
	308	{
	309	register int i;
	310
	311	i = 0;
	312	do {
	313	while(!ccall_info.processors_in[i])
	314	barrier();
	315	} while(++i <= high);
	316
	317	i = 0;
	318	do {
	319	while(!ccall_info.processors_out[i])
	320	barrier();
	321	} while(++i <= high);
	322	}
	323
	324	spin_unlock_irqrestore(&cross_call_lock, flags);
	325	}
	326	}
	327
	328	/* Running cross calls. */
	329	void smp4d_cross_call_irq(void)
	330	{
	331	int i = hard_smp4d_processor_id();
	332
	333	ccall_info.processors_in[i] = 1;
	334	ccall_info.func(ccall_info.arg1, ccall_info.arg2, ccall_info.arg3,
	335	ccall_info.arg4, ccall_info.arg5);
	336	ccall_info.processors_out[i] = 1;
	337	}
	338
	339	static int smp4d_stop_cpu_sender;
	340
	341	static void smp4d_stop_cpu(void)
	342	{
	343	int me = hard_smp4d_processor_id();
	344
	345	if (me != smp4d_stop_cpu_sender)
	346	while(1) barrier();
	347	}
	348
	349	/* Cross calls, in order to work efficiently and atomically do all
	350	* the message passing work themselves, only stopcpu and reschedule
	351	* messages come through here.
	352	*/
	353	void smp4d_message_pass(int target, int msg, unsigned long data, int wait)
	354	{
	355	int me = hard_smp4d_processor_id();
	356
	357	SMP_PRINTK(("smp4d_message_pass %d %d %08lx %d\n", target, msg, data, wait));
	358	if (msg == MSG_STOP_CPU && target == MSG_ALL_BUT_SELF) {
	359	unsigned long flags;
	360	static DEFINE_SPINLOCK(stop_cpu_lock);
	361	spin_lock_irqsave(&stop_cpu_lock, flags);
	362	smp4d_stop_cpu_sender = me;
363	smp4d_cross_call((smpfunc_t)smp4d_stop_cpu, 0, 0, 0, 0, 0);
364	spin_unlock_irqrestore(&stop_cpu_lock, flags);
365	}
366	printk("Yeeee, trying to send SMP msg(%d) to %d on cpu %d\n", msg, target, me);
367	panic("Bogon SMP message pass.");
368	}
369
370	void smp4d_percpu_timer_interrupt(struct pt_regs *regs)
371	{
372	int cpu = hard_smp4d_processor_id();
373	static int cpu_tick[NR_CPUS];
374	static char led_mask[] = { 0xe, 0xd, 0xb, 0x7, 0xb, 0xd };
375
376	bw_get_prof_limit(cpu);
377	bw_clear_intr_mask(0, 1); /* INTR_TABLE[0] & 1 is Profile IRQ */
378
379	cpu_tick[cpu]++;
380	if (!(cpu_tick[cpu] & 15)) {
381	if (cpu_tick[cpu] == 0x60)
382	cpu_tick[cpu] = 0;
383	cpu_leds[cpu] = led_mask[cpu_tick[cpu] >> 4];
384	show_leds(cpu);
385	}
386
387	profile_tick(CPU_PROFILING, regs);
388
389	if(!--prof_counter(cpu)) {
390	int user = user_mode(regs);
391
392	irq_enter();
393	update_process_times(user);
394	irq_exit();
395
396	prof_counter(cpu) = prof_multiplier(cpu);
397	}
398	}
399
400	extern unsigned int lvl14_resolution;
401
402	static void __init smp_setup_percpu_timer(void)
403	{
404	int cpu = hard_smp4d_processor_id();
405
406	prof_counter(cpu) = prof_multiplier(cpu) = 1;
407	load_profile_irq(cpu, lvl14_resolution);
408	}
409
410	void __init smp4d_blackbox_id(unsigned *addr)
411	{
412	int rd = *addr & 0x3e000000;
413
414	addr[0] = 0xc0800800 \| rd; /* lda [%g0] ASI_M_VIKING_TMP1, reg */
415	addr[1] = 0x01000000; /* nop */
416	addr[2] = 0x01000000; /* nop */
417	}
418
419	void __init smp4d_blackbox_current(unsigned *addr)
420	{
421	int rd = *addr & 0x3e000000;
422
423	addr[0] = 0xc0800800 \| rd; /* lda [%g0] ASI_M_VIKING_TMP1, reg */
424	addr[2] = 0x81282002 \| rd \| (rd >> 11); /* sll reg, 2, reg */
425	addr[4] = 0x01000000; /* nop */
426	}
427
428	void __init sun4d_init_smp(void)
429	{
430	int i;
431	extern unsigned int t_nmi[], linux_trap_ipi15_sun4d[], linux_trap_ipi15_sun4m[];
432
433	/* Patch ipi15 trap table */
434	t_nmi[1] = t_nmi[1] + (linux_trap_ipi15_sun4d - linux_trap_ipi15_sun4m);
435
436	/* And set btfixup... */
437	BTFIXUPSET_BLACKBOX(hard_smp_processor_id, smp4d_blackbox_id);
438	BTFIXUPSET_BLACKBOX(load_current, smp4d_blackbox_current);
439	BTFIXUPSET_CALL(smp_cross_call, smp4d_cross_call, BTFIXUPCALL_NORM);
440	BTFIXUPSET_CALL(smp_message_pass, smp4d_message_pass, BTFIXUPCALL_NORM);
441	BTFIXUPSET_CALL(__hard_smp_processor_id, __smp4d_processor_id, BTFIXUPCALL_NORM);
442
443	for (i = 0; i < NR_CPUS; i++) {
444	ccall_info.processors_in[i] = 1;
445	ccall_info.processors_out[i] = 1;
446	}
447	}