]>
Commit | Line | Data |
---|---|---|
1b1fbbca | 1 | /* ld script for sparc32/sparc64 kernel */ |
1da177e4 LT |
2 | |
3 | #include <asm-generic/vmlinux.lds.h> | |
b74e34db | 4 | |
bcbe40eb | 5 | #include <asm/page.h> |
b74e34db | 6 | #include <asm/thread_info.h> |
1da177e4 | 7 | |
1b1fbbca SR |
8 | #ifdef CONFIG_SPARC32 |
9 | #define INITIAL_ADDRESS 0x10000 + SIZEOF_HEADERS | |
10 | #define TEXTSTART 0xf0004000 | |
11 | ||
12 | #define SMP_CACHE_BYTES_SHIFT 5 | |
13 | ||
14 | #else | |
15 | #define SMP_CACHE_BYTES_SHIFT 6 | |
16 | #define INITIAL_ADDRESS 0x4000 | |
17 | #define TEXTSTART 0x0000000000404000 | |
18 | ||
19 | #endif | |
20 | ||
21 | #define SMP_CACHE_BYTES (1 << SMP_CACHE_BYTES_SHIFT) | |
22 | ||
23 | #ifdef CONFIG_SPARC32 | |
1da177e4 LT |
24 | OUTPUT_FORMAT("elf32-sparc", "elf32-sparc", "elf32-sparc") |
25 | OUTPUT_ARCH(sparc) | |
26 | ENTRY(_start) | |
27 | jiffies = jiffies_64 + 4; | |
1b1fbbca SR |
28 | #else |
29 | /* sparc64 */ | |
30 | OUTPUT_FORMAT("elf64-sparc", "elf64-sparc", "elf64-sparc") | |
31 | OUTPUT_ARCH(sparc:v9a) | |
32 | ENTRY(_start) | |
33 | jiffies = jiffies_64; | |
34 | #endif | |
35 | ||
1da177e4 LT |
36 | SECTIONS |
37 | { | |
d195b71b DM |
38 | #ifdef CONFIG_SPARC64 |
39 | swapper_pg_dir = 0x0000000000402000; | |
40 | #endif | |
1b1fbbca SR |
41 | . = INITIAL_ADDRESS; |
42 | .text TEXTSTART : | |
bcbe40eb SR |
43 | { |
44 | _text = .; | |
ce8a7424 | 45 | HEAD_TEXT |
bcbe40eb SR |
46 | TEXT_TEXT |
47 | SCHED_TEXT | |
48 | LOCK_TEXT | |
1b1fbbca | 49 | KPROBES_TEXT |
9960e9e8 | 50 | IRQENTRY_TEXT |
bcbe40eb SR |
51 | *(.gnu.warning) |
52 | } = 0 | |
53 | _etext = .; | |
1b1fbbca SR |
54 | |
55 | RO_DATA(PAGE_SIZE) | |
8b8d8e28 DM |
56 | |
57 | /* Start of data section */ | |
58 | _sdata = .; | |
59 | ||
bcbe40eb SR |
60 | .data1 : { |
61 | *(.data1) | |
62 | } | |
3240a77b GT |
63 | RW_DATA_SECTION(SMP_CACHE_BYTES, 0, THREAD_SIZE) |
64 | ||
b74e34db | 65 | /* End of data section */ |
bcbe40eb | 66 | _edata = .; |
b74e34db | 67 | |
bcbe40eb SR |
68 | .fixup : { |
69 | __start___fixup = .; | |
70 | *(.fixup) | |
71 | __stop___fixup = .; | |
72 | } | |
3240a77b | 73 | EXCEPTION_TABLE(16) |
bcbe40eb SR |
74 | NOTES |
75 | ||
76 | . = ALIGN(PAGE_SIZE); | |
3240a77b GT |
77 | __init_begin = ALIGN(PAGE_SIZE); |
78 | INIT_TEXT_SECTION(PAGE_SIZE) | |
bcbe40eb | 79 | __init_text_end = .; |
3240a77b | 80 | INIT_DATA_SECTION(16) |
67d38229 | 81 | |
1b1fbbca SR |
82 | . = ALIGN(4); |
83 | .tsb_ldquad_phys_patch : { | |
84 | __tsb_ldquad_phys_patch = .; | |
85 | *(.tsb_ldquad_phys_patch) | |
86 | __tsb_ldquad_phys_patch_end = .; | |
87 | } | |
88 | ||
89 | .tsb_phys_patch : { | |
90 | __tsb_phys_patch = .; | |
91 | *(.tsb_phys_patch) | |
92 | __tsb_phys_patch_end = .; | |
93 | } | |
94 | ||
95 | .cpuid_patch : { | |
96 | __cpuid_patch = .; | |
97 | *(.cpuid_patch) | |
98 | __cpuid_patch_end = .; | |
99 | } | |
100 | ||
101 | .sun4v_1insn_patch : { | |
102 | __sun4v_1insn_patch = .; | |
103 | *(.sun4v_1insn_patch) | |
104 | __sun4v_1insn_patch_end = .; | |
105 | } | |
106 | .sun4v_2insn_patch : { | |
107 | __sun4v_2insn_patch = .; | |
108 | *(.sun4v_2insn_patch) | |
109 | __sun4v_2insn_patch_end = .; | |
110 | } | |
5b8b93c4 SR |
111 | .leon_1insn_patch : { |
112 | __leon_1insn_patch = .; | |
113 | *(.leon_1insn_patch) | |
114 | __leon_1insn_patch_end = .; | |
115 | } | |
9076d0e7 DM |
116 | .swapper_tsb_phys_patch : { |
117 | __swapper_tsb_phys_patch = .; | |
118 | *(.swapper_tsb_phys_patch) | |
119 | __swapper_tsb_phys_patch_end = .; | |
120 | } | |
121 | .swapper_4m_tsb_phys_patch : { | |
122 | __swapper_4m_tsb_phys_patch = .; | |
123 | *(.swapper_4m_tsb_phys_patch) | |
124 | __swapper_4m_tsb_phys_patch_end = .; | |
125 | } | |
ef7c4d46 DM |
126 | .popc_3insn_patch : { |
127 | __popc_3insn_patch = .; | |
128 | *(.popc_3insn_patch) | |
129 | __popc_3insn_patch_end = .; | |
130 | } | |
56d205cc DM |
131 | .popc_6insn_patch : { |
132 | __popc_6insn_patch = .; | |
133 | *(.popc_6insn_patch) | |
134 | __popc_6insn_patch_end = .; | |
135 | } | |
187818cd DM |
136 | .pause_3insn_patch : { |
137 | __pause_3insn_patch = .; | |
138 | *(.pause_3insn_patch) | |
139 | __pause_3insn_patch_end = .; | |
e9b9eb59 | 140 | } |
494e5b6f KA |
141 | .sun_m7_2insn_patch : { |
142 | __sun_m7_2insn_patch = .; | |
143 | *(.sun_m7_2insn_patch) | |
144 | __sun_m7_2insn_patch_end = .; | |
145 | } | |
0415b00d | 146 | PERCPU_SECTION(SMP_CACHE_BYTES) |
1b1fbbca | 147 | |
bcbe40eb SR |
148 | . = ALIGN(PAGE_SIZE); |
149 | __init_end = .; | |
3240a77b | 150 | BSS_SECTION(0, 0, 0) |
bcbe40eb | 151 | _end = . ; |
1b1fbbca | 152 | |
bcbe40eb SR |
153 | STABS_DEBUG |
154 | DWARF_DEBUG | |
023bf6f1 TH |
155 | |
156 | DISCARDS | |
1da177e4 | 157 | } |