]> git.proxmox.com Git - mirror_ubuntu-bionic-kernel.git/blame - arch/x86/crypto/aesni-intel_glue.c
projects / mirror_ubuntu-bionic-kernel.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
Merge remote-tracking branches 'asoc/topic/inntel', 'asoc/topic/input', 'asoc/topic...
[mirror_ubuntu-bionic-kernel.git] / arch / x86 / crypto / aesni-intel_glue.c
CommitLineData
54b6a1bd
HY		 1/*
2 * Support for Intel AES-NI instructions. This file contains glue
3 * code, the real AES implementation is in intel-aes_asm.S.
4 *
5 * Copyright (C) 2008, Intel Corp.
6 * Author: Huang Ying <ying.huang@intel.com>
7 *
0bd82f5f
TS		 8 * Added RFC4106 AES-GCM support for 128-bit keys under the AEAD
9 * interface for 64-bit kernels.
10 * Authors: Adrian Hoban <adrian.hoban@intel.com>
11 * Gabriele Paoloni <gabriele.paoloni@intel.com>
12 * Tadeusz Struk (tadeusz.struk@intel.com)
13 * Aidan O'Mahony (aidan.o.mahony@intel.com)
14 * Copyright (c) 2010, Intel Corporation.
15 *
54b6a1bd
HY		 16 * This program is free software; you can redistribute it and/or modify
17 * it under the terms of the GNU General Public License as published by
18 * the Free Software Foundation; either version 2 of the License, or
19 * (at your option) any later version.
20 */
21
22#include <linux/hardirq.h>
23#include <linux/types.h>
24#include <linux/crypto.h>
7c52d551 25#include <linux/module.h>
54b6a1bd
HY		 26#include <linux/err.h>
27#include <crypto/algapi.h>
28#include <crypto/aes.h>
29#include <crypto/cryptd.h>
12387a46 30#include <crypto/ctr.h>
023af608
JK		 31#include <crypto/b128ops.h>
32#include <crypto/lrw.h>
33#include <crypto/xts.h>
3bd391f0 34#include <asm/cpu_device_id.h>
df6b35f4 35#include <asm/fpu/api.h>
70ef2601 36#include <asm/crypto/aes.h>
801201aa 37#include <crypto/ablk_helper.h>
0bd82f5f
TS		 38#include <crypto/scatterwalk.h>
39#include <crypto/internal/aead.h>
40#include <linux/workqueue.h>
41#include <linux/spinlock.h>
c456a9cd
JK		 42#ifdef CONFIG_X86_64
43#include <asm/crypto/glue_helper.h>
44#endif
54b6a1bd 45
e31ac32d 46
b7c89d9e
HX		 47#define AESNI_ALIGN 16
48#define AES_BLOCK_MASK (~(AES_BLOCK_SIZE - 1))
49#define RFC4106_HASH_SUBKEY_SIZE 16
50
0bd82f5f
TS		 51/* This data is stored at the end of the crypto_tfm struct.
52 * It's a type of per "session" data storage location.
53 * This needs to be 16 byte aligned.
54 */
55struct aesni_rfc4106_gcm_ctx {
b7c89d9e
HX		 56 u8 hash_subkey[16] __attribute__ ((__aligned__(AESNI_ALIGN)));
57 struct crypto_aes_ctx aes_key_expanded
58 __attribute__ ((__aligned__(AESNI_ALIGN)));
0bd82f5f 59 u8 nonce[4];
0bd82f5f
TS		 60};
61
023af608
JK		 62struct aesni_lrw_ctx {
63 struct lrw_table_ctx lrw_table;
64 u8 raw_aes_ctx[sizeof(struct crypto_aes_ctx) + AESNI_ALIGN - 1];
65};
66
67struct aesni_xts_ctx {
68 u8 raw_tweak_ctx[sizeof(struct crypto_aes_ctx) + AESNI_ALIGN - 1];
69 u8 raw_crypt_ctx[sizeof(struct crypto_aes_ctx) + AESNI_ALIGN - 1];
70};
71
54b6a1bd
HY		 72asmlinkage int aesni_set_key(struct crypto_aes_ctx *ctx, const u8 *in_key,
73 unsigned int key_len);
74asmlinkage void aesni_enc(struct crypto_aes_ctx *ctx, u8 *out,
75 const u8 *in);
76asmlinkage void aesni_dec(struct crypto_aes_ctx *ctx, u8 *out,
77 const u8 *in);
78asmlinkage void aesni_ecb_enc(struct crypto_aes_ctx *ctx, u8 *out,
79 const u8 *in, unsigned int len);
80asmlinkage void aesni_ecb_dec(struct crypto_aes_ctx *ctx, u8 *out,
81 const u8 *in, unsigned int len);
82asmlinkage void aesni_cbc_enc(struct crypto_aes_ctx *ctx, u8 *out,
83 const u8 *in, unsigned int len, u8 *iv);
84asmlinkage void aesni_cbc_dec(struct crypto_aes_ctx *ctx, u8 *out,
85 const u8 *in, unsigned int len, u8 *iv);
9bed4aca
RD		 86
87int crypto_fpu_init(void);
88void crypto_fpu_exit(void);
89
d764593a
TC		 90#define AVX_GEN2_OPTSIZE 640
91#define AVX_GEN4_OPTSIZE 4096
92
0d258efb 93#ifdef CONFIG_X86_64
22cddcc7 94
95static void (*aesni_ctr_enc_tfm)(struct crypto_aes_ctx *ctx, u8 *out,
96 const u8 *in, unsigned int len, u8 *iv);
12387a46
HY		 97asmlinkage void aesni_ctr_enc(struct crypto_aes_ctx *ctx, u8 *out,
98 const u8 *in, unsigned int len, u8 *iv);
54b6a1bd 99
c456a9cd
JK		 100asmlinkage void aesni_xts_crypt8(struct crypto_aes_ctx *ctx, u8 *out,
101 const u8 *in, bool enc, u8 *iv);
102
0bd82f5f
TS		 103/* asmlinkage void aesni_gcm_enc()
104 * void *ctx, AES Key schedule. Starts on a 16 byte boundary.
105 * u8 *out, Ciphertext output. Encrypt in-place is allowed.
106 * const u8 *in, Plaintext input
107 * unsigned long plaintext_len, Length of data in bytes for encryption.
108 * u8 *iv, Pre-counter block j0: 4 byte salt (from Security Association)
109 * concatenated with 8 byte Initialisation Vector (from IPSec ESP
110 * Payload) concatenated with 0x00000001. 16-byte aligned pointer.
111 * u8 *hash_subkey, the Hash sub key input. Data starts on a 16-byte boundary.
112 * const u8 *aad, Additional Authentication Data (AAD)
113 * unsigned long aad_len, Length of AAD in bytes. With RFC4106 this
114 * is going to be 8 or 12 bytes
115 * u8 *auth_tag, Authenticated Tag output.
116 * unsigned long auth_tag_len), Authenticated Tag Length in bytes.
117 * Valid values are 16 (most likely), 12 or 8.
118 */
119asmlinkage void aesni_gcm_enc(void *ctx, u8 *out,
120 const u8 *in, unsigned long plaintext_len, u8 *iv,
121 u8 *hash_subkey, const u8 *aad, unsigned long aad_len,
122 u8 *auth_tag, unsigned long auth_tag_len);
123
124/* asmlinkage void aesni_gcm_dec()
125 * void *ctx, AES Key schedule. Starts on a 16 byte boundary.
126 * u8 *out, Plaintext output. Decrypt in-place is allowed.
127 * const u8 *in, Ciphertext input
128 * unsigned long ciphertext_len, Length of data in bytes for decryption.
129 * u8 *iv, Pre-counter block j0: 4 byte salt (from Security Association)
130 * concatenated with 8 byte Initialisation Vector (from IPSec ESP
131 * Payload) concatenated with 0x00000001. 16-byte aligned pointer.
132 * u8 *hash_subkey, the Hash sub key input. Data starts on a 16-byte boundary.
133 * const u8 *aad, Additional Authentication Data (AAD)
134 * unsigned long aad_len, Length of AAD in bytes. With RFC4106 this is going
135 * to be 8 or 12 bytes
136 * u8 *auth_tag, Authenticated Tag output.
137 * unsigned long auth_tag_len) Authenticated Tag Length in bytes.
138 * Valid values are 16 (most likely), 12 or 8.
139 */
140asmlinkage void aesni_gcm_dec(void *ctx, u8 *out,
141 const u8 *in, unsigned long ciphertext_len, u8 *iv,
142 u8 *hash_subkey, const u8 *aad, unsigned long aad_len,
143 u8 *auth_tag, unsigned long auth_tag_len);
144
d764593a
TC		 145
146#ifdef CONFIG_AS_AVX
22cddcc7 147asmlinkage void aes_ctr_enc_128_avx_by8(const u8 *in, u8 *iv,
148 void *keys, u8 *out, unsigned int num_bytes);
149asmlinkage void aes_ctr_enc_192_avx_by8(const u8 *in, u8 *iv,
150 void *keys, u8 *out, unsigned int num_bytes);
151asmlinkage void aes_ctr_enc_256_avx_by8(const u8 *in, u8 *iv,
152 void *keys, u8 *out, unsigned int num_bytes);
d764593a
TC		 153/*
154 * asmlinkage void aesni_gcm_precomp_avx_gen2()
155 * gcm_data *my_ctx_data, context data
156 * u8 *hash_subkey, the Hash sub key input. Data starts on a 16-byte boundary.
157 */
158asmlinkage void aesni_gcm_precomp_avx_gen2(void *my_ctx_data, u8 *hash_subkey);
159
160asmlinkage void aesni_gcm_enc_avx_gen2(void *ctx, u8 *out,
161 const u8 *in, unsigned long plaintext_len, u8 *iv,
162 const u8 *aad, unsigned long aad_len,
163 u8 *auth_tag, unsigned long auth_tag_len);
164
165asmlinkage void aesni_gcm_dec_avx_gen2(void *ctx, u8 *out,
166 const u8 *in, unsigned long ciphertext_len, u8 *iv,
167 const u8 *aad, unsigned long aad_len,
168 u8 *auth_tag, unsigned long auth_tag_len);
169
170static void aesni_gcm_enc_avx(void *ctx, u8 *out,
171 const u8 *in, unsigned long plaintext_len, u8 *iv,
172 u8 *hash_subkey, const u8 *aad, unsigned long aad_len,
173 u8 *auth_tag, unsigned long auth_tag_len)
174{
e31ac32d
TM		 175 struct crypto_aes_ctx *aes_ctx = (struct crypto_aes_ctx*)ctx;
176 if ((plaintext_len < AVX_GEN2_OPTSIZE) || (aes_ctx-> key_length != AES_KEYSIZE_128)){
d764593a
TC		 177 aesni_gcm_enc(ctx, out, in, plaintext_len, iv, hash_subkey, aad,
178 aad_len, auth_tag, auth_tag_len);
179 } else {
180 aesni_gcm_precomp_avx_gen2(ctx, hash_subkey);
181 aesni_gcm_enc_avx_gen2(ctx, out, in, plaintext_len, iv, aad,
182 aad_len, auth_tag, auth_tag_len);
183 }
184}
185
186static void aesni_gcm_dec_avx(void *ctx, u8 *out,
187 const u8 *in, unsigned long ciphertext_len, u8 *iv,
188 u8 *hash_subkey, const u8 *aad, unsigned long aad_len,
189 u8 *auth_tag, unsigned long auth_tag_len)
190{
e31ac32d
TM		 191 struct crypto_aes_ctx *aes_ctx = (struct crypto_aes_ctx*)ctx;
192 if ((ciphertext_len < AVX_GEN2_OPTSIZE) || (aes_ctx-> key_length != AES_KEYSIZE_128)) {
d764593a
TC		 193 aesni_gcm_dec(ctx, out, in, ciphertext_len, iv, hash_subkey, aad,
194 aad_len, auth_tag, auth_tag_len);
195 } else {
196 aesni_gcm_precomp_avx_gen2(ctx, hash_subkey);
197 aesni_gcm_dec_avx_gen2(ctx, out, in, ciphertext_len, iv, aad,
198 aad_len, auth_tag, auth_tag_len);
199 }
200}
201#endif
202
203#ifdef CONFIG_AS_AVX2
204/*
205 * asmlinkage void aesni_gcm_precomp_avx_gen4()
206 * gcm_data *my_ctx_data, context data
207 * u8 *hash_subkey, the Hash sub key input. Data starts on a 16-byte boundary.
208 */
209asmlinkage void aesni_gcm_precomp_avx_gen4(void *my_ctx_data, u8 *hash_subkey);
210
211asmlinkage void aesni_gcm_enc_avx_gen4(void *ctx, u8 *out,
212 const u8 *in, unsigned long plaintext_len, u8 *iv,
213 const u8 *aad, unsigned long aad_len,
214 u8 *auth_tag, unsigned long auth_tag_len);
215
216asmlinkage void aesni_gcm_dec_avx_gen4(void *ctx, u8 *out,
217 const u8 *in, unsigned long ciphertext_len, u8 *iv,
218 const u8 *aad, unsigned long aad_len,
219 u8 *auth_tag, unsigned long auth_tag_len);
220
221static void aesni_gcm_enc_avx2(void *ctx, u8 *out,
222 const u8 *in, unsigned long plaintext_len, u8 *iv,
223 u8 *hash_subkey, const u8 *aad, unsigned long aad_len,
224 u8 *auth_tag, unsigned long auth_tag_len)
225{
e31ac32d
TM		 226 struct crypto_aes_ctx *aes_ctx = (struct crypto_aes_ctx*)ctx;
227 if ((plaintext_len < AVX_GEN2_OPTSIZE) || (aes_ctx-> key_length != AES_KEYSIZE_128)) {
d764593a
TC		 228 aesni_gcm_enc(ctx, out, in, plaintext_len, iv, hash_subkey, aad,
229 aad_len, auth_tag, auth_tag_len);
230 } else if (plaintext_len < AVX_GEN4_OPTSIZE) {
231 aesni_gcm_precomp_avx_gen2(ctx, hash_subkey);
232 aesni_gcm_enc_avx_gen2(ctx, out, in, plaintext_len, iv, aad,
233 aad_len, auth_tag, auth_tag_len);
234 } else {
235 aesni_gcm_precomp_avx_gen4(ctx, hash_subkey);
236 aesni_gcm_enc_avx_gen4(ctx, out, in, plaintext_len, iv, aad,
237 aad_len, auth_tag, auth_tag_len);
238 }
239}
240
241static void aesni_gcm_dec_avx2(void *ctx, u8 *out,
242 const u8 *in, unsigned long ciphertext_len, u8 *iv,
243 u8 *hash_subkey, const u8 *aad, unsigned long aad_len,
244 u8 *auth_tag, unsigned long auth_tag_len)
245{
e31ac32d
TM		 246 struct crypto_aes_ctx *aes_ctx = (struct crypto_aes_ctx*)ctx;
247 if ((ciphertext_len < AVX_GEN2_OPTSIZE) || (aes_ctx-> key_length != AES_KEYSIZE_128)) {
d764593a
TC		 248 aesni_gcm_dec(ctx, out, in, ciphertext_len, iv, hash_subkey,
249 aad, aad_len, auth_tag, auth_tag_len);
250 } else if (ciphertext_len < AVX_GEN4_OPTSIZE) {
251 aesni_gcm_precomp_avx_gen2(ctx, hash_subkey);
252 aesni_gcm_dec_avx_gen2(ctx, out, in, ciphertext_len, iv, aad,
253 aad_len, auth_tag, auth_tag_len);
254 } else {
255 aesni_gcm_precomp_avx_gen4(ctx, hash_subkey);
256 aesni_gcm_dec_avx_gen4(ctx, out, in, ciphertext_len, iv, aad,
257 aad_len, auth_tag, auth_tag_len);
258 }
259}
260#endif
261
262static void (*aesni_gcm_enc_tfm)(void *ctx, u8 *out,
263 const u8 *in, unsigned long plaintext_len, u8 *iv,
264 u8 *hash_subkey, const u8 *aad, unsigned long aad_len,
265 u8 *auth_tag, unsigned long auth_tag_len);
266
267static void (*aesni_gcm_dec_tfm)(void *ctx, u8 *out,
268 const u8 *in, unsigned long ciphertext_len, u8 *iv,
269 u8 *hash_subkey, const u8 *aad, unsigned long aad_len,
270 u8 *auth_tag, unsigned long auth_tag_len);
271
0bd82f5f
TS		 272static inline struct
273aesni_rfc4106_gcm_ctx *aesni_rfc4106_gcm_ctx_get(struct crypto_aead *tfm)
274{
b7c89d9e
HX		 275 unsigned long align = AESNI_ALIGN;
276
277 if (align <= crypto_tfm_ctx_alignment())
278 align = 1;
279 return PTR_ALIGN(crypto_aead_ctx(tfm), align);
0bd82f5f 280}
559ad0ff 281#endif
0bd82f5f 282
54b6a1bd
HY		 283static inline struct crypto_aes_ctx *aes_ctx(void *raw_ctx)
284{
285 unsigned long addr = (unsigned long)raw_ctx;
286 unsigned long align = AESNI_ALIGN;
287
288 if (align <= crypto_tfm_ctx_alignment())
289 align = 1;
290 return (struct crypto_aes_ctx *)ALIGN(addr, align);
291}
292
293static int aes_set_key_common(struct crypto_tfm *tfm, void *raw_ctx,
294 const u8 *in_key, unsigned int key_len)
295{
296 struct crypto_aes_ctx *ctx = aes_ctx(raw_ctx);
297 u32 *flags = &tfm->crt_flags;
298 int err;
299
300 if (key_len != AES_KEYSIZE_128 && key_len != AES_KEYSIZE_192 &&
301 key_len != AES_KEYSIZE_256) {
302 *flags |= CRYPTO_TFM_RES_BAD_KEY_LEN;
303 return -EINVAL;
304 }
305
13b79b97 306 if (!irq_fpu_usable())
54b6a1bd
HY		 307 err = crypto_aes_expand_key(ctx, in_key, key_len);
308 else {
309 kernel_fpu_begin();
310 err = aesni_set_key(ctx, in_key, key_len);
311 kernel_fpu_end();
312 }
313
314 return err;
315}
316
317static int aes_set_key(struct crypto_tfm *tfm, const u8 *in_key,
318 unsigned int key_len)
319{
320 return aes_set_key_common(tfm, crypto_tfm_ctx(tfm), in_key, key_len);
321}
322
323static void aes_encrypt(struct crypto_tfm *tfm, u8 *dst, const u8 *src)
324{
325 struct crypto_aes_ctx *ctx = aes_ctx(crypto_tfm_ctx(tfm));
326
13b79b97 327 if (!irq_fpu_usable())
54b6a1bd
HY		 328 crypto_aes_encrypt_x86(ctx, dst, src);
329 else {
330 kernel_fpu_begin();
331 aesni_enc(ctx, dst, src);
332 kernel_fpu_end();
333 }
334}
335
336static void aes_decrypt(struct crypto_tfm *tfm, u8 *dst, const u8 *src)
337{
338 struct crypto_aes_ctx *ctx = aes_ctx(crypto_tfm_ctx(tfm));
339
13b79b97 340 if (!irq_fpu_usable())
54b6a1bd
HY		 341 crypto_aes_decrypt_x86(ctx, dst, src);
342 else {
343 kernel_fpu_begin();
344 aesni_dec(ctx, dst, src);
345 kernel_fpu_end();
346 }
347}
348
2cf4ac8b
HY		 349static void __aes_encrypt(struct crypto_tfm *tfm, u8 *dst, const u8 *src)
350{
351 struct crypto_aes_ctx *ctx = aes_ctx(crypto_tfm_ctx(tfm));
352
353 aesni_enc(ctx, dst, src);
354}
355
356static void __aes_decrypt(struct crypto_tfm *tfm, u8 *dst, const u8 *src)
357{
358 struct crypto_aes_ctx *ctx = aes_ctx(crypto_tfm_ctx(tfm));
359
360 aesni_dec(ctx, dst, src);
361}
362
54b6a1bd
HY		 363static int ecb_encrypt(struct blkcipher_desc *desc,
364 struct scatterlist *dst, struct scatterlist *src,
365 unsigned int nbytes)
366{
367 struct crypto_aes_ctx *ctx = aes_ctx(crypto_blkcipher_ctx(desc->tfm));
368 struct blkcipher_walk walk;
369 int err;
370
371 blkcipher_walk_init(&walk, dst, src, nbytes);
372 err = blkcipher_walk_virt(desc, &walk);
9251b64f 373 desc->flags &= ~CRYPTO_TFM_REQ_MAY_SLEEP;
54b6a1bd
HY		 374
375 kernel_fpu_begin();
376 while ((nbytes = walk.nbytes)) {
377 aesni_ecb_enc(ctx, walk.dst.virt.addr, walk.src.virt.addr,
378 nbytes & AES_BLOCK_MASK);
379 nbytes &= AES_BLOCK_SIZE - 1;
380 err = blkcipher_walk_done(desc, &walk, nbytes);
381 }
382 kernel_fpu_end();
383
384 return err;
385}
386
387static int ecb_decrypt(struct blkcipher_desc *desc,
388 struct scatterlist *dst, struct scatterlist *src,
389 unsigned int nbytes)
390{
391 struct crypto_aes_ctx *ctx = aes_ctx(crypto_blkcipher_ctx(desc->tfm));
392 struct blkcipher_walk walk;
393 int err;
394
395 blkcipher_walk_init(&walk, dst, src, nbytes);
396 err = blkcipher_walk_virt(desc, &walk);
9251b64f 397 desc->flags &= ~CRYPTO_TFM_REQ_MAY_SLEEP;
54b6a1bd
HY		 398
399 kernel_fpu_begin();
400 while ((nbytes = walk.nbytes)) {
401 aesni_ecb_dec(ctx, walk.dst.virt.addr, walk.src.virt.addr,
402 nbytes & AES_BLOCK_MASK);
403 nbytes &= AES_BLOCK_SIZE - 1;
404 err = blkcipher_walk_done(desc, &walk, nbytes);
405 }
406 kernel_fpu_end();
407
408 return err;
409}
410
54b6a1bd
HY		 411static int cbc_encrypt(struct blkcipher_desc *desc,
412 struct scatterlist *dst, struct scatterlist *src,
413 unsigned int nbytes)
414{
415 struct crypto_aes_ctx *ctx = aes_ctx(crypto_blkcipher_ctx(desc->tfm));
416 struct blkcipher_walk walk;
417 int err;
418
419 blkcipher_walk_init(&walk, dst, src, nbytes);
420 err = blkcipher_walk_virt(desc, &walk);
9251b64f 421 desc->flags &= ~CRYPTO_TFM_REQ_MAY_SLEEP;
54b6a1bd
HY		 422
423 kernel_fpu_begin();
424 while ((nbytes = walk.nbytes)) {
425 aesni_cbc_enc(ctx, walk.dst.virt.addr, walk.src.virt.addr,
426 nbytes & AES_BLOCK_MASK, walk.iv);
427 nbytes &= AES_BLOCK_SIZE - 1;
428 err = blkcipher_walk_done(desc, &walk, nbytes);
429 }
430 kernel_fpu_end();
431
432 return err;
433}
434
435static int cbc_decrypt(struct blkcipher_desc *desc,
436 struct scatterlist *dst, struct scatterlist *src,
437 unsigned int nbytes)
438{
439 struct crypto_aes_ctx *ctx = aes_ctx(crypto_blkcipher_ctx(desc->tfm));
440 struct blkcipher_walk walk;
441 int err;
442
443 blkcipher_walk_init(&walk, dst, src, nbytes);
444 err = blkcipher_walk_virt(desc, &walk);
9251b64f 445 desc->flags &= ~CRYPTO_TFM_REQ_MAY_SLEEP;
54b6a1bd
HY		 446
447 kernel_fpu_begin();
448 while ((nbytes = walk.nbytes)) {
449 aesni_cbc_dec(ctx, walk.dst.virt.addr, walk.src.virt.addr,
450 nbytes & AES_BLOCK_MASK, walk.iv);
451 nbytes &= AES_BLOCK_SIZE - 1;
452 err = blkcipher_walk_done(desc, &walk, nbytes);
453 }
454 kernel_fpu_end();
455
456 return err;
457}
458
0d258efb 459#ifdef CONFIG_X86_64
12387a46
HY		 460static void ctr_crypt_final(struct crypto_aes_ctx *ctx,
461 struct blkcipher_walk *walk)
462{
463 u8 *ctrblk = walk->iv;
464 u8 keystream[AES_BLOCK_SIZE];
465 u8 *src = walk->src.virt.addr;
466 u8 *dst = walk->dst.virt.addr;
467 unsigned int nbytes = walk->nbytes;
468
469 aesni_enc(ctx, keystream, ctrblk);
470 crypto_xor(keystream, src, nbytes);
471 memcpy(dst, keystream, nbytes);
472 crypto_inc(ctrblk, AES_BLOCK_SIZE);
473}
474
5cfed7b3 475#ifdef CONFIG_AS_AVX
22cddcc7 476static void aesni_ctr_enc_avx_tfm(struct crypto_aes_ctx *ctx, u8 *out,
477 const u8 *in, unsigned int len, u8 *iv)
478{
479 /*
480 * based on key length, override with the by8 version
481 * of ctr mode encryption/decryption for improved performance
482 * aes_set_key_common() ensures that key length is one of
483 * {128,192,256}
484 */
485 if (ctx->key_length == AES_KEYSIZE_128)
486 aes_ctr_enc_128_avx_by8(in, iv, (void *)ctx, out, len);
487 else if (ctx->key_length == AES_KEYSIZE_192)
488 aes_ctr_enc_192_avx_by8(in, iv, (void *)ctx, out, len);
489 else
490 aes_ctr_enc_256_avx_by8(in, iv, (void *)ctx, out, len);
491}
492#endif
493
12387a46
HY		 494static int ctr_crypt(struct blkcipher_desc *desc,
495 struct scatterlist *dst, struct scatterlist *src,
496 unsigned int nbytes)
497{
498 struct crypto_aes_ctx *ctx = aes_ctx(crypto_blkcipher_ctx(desc->tfm));
499 struct blkcipher_walk walk;
500 int err;
501
502 blkcipher_walk_init(&walk, dst, src, nbytes);
503 err = blkcipher_walk_virt_block(desc, &walk, AES_BLOCK_SIZE);
504 desc->flags &= ~CRYPTO_TFM_REQ_MAY_SLEEP;
505
506 kernel_fpu_begin();
507 while ((nbytes = walk.nbytes) >= AES_BLOCK_SIZE) {
22cddcc7 508 aesni_ctr_enc_tfm(ctx, walk.dst.virt.addr, walk.src.virt.addr,
e31ac32d 509 nbytes & AES_BLOCK_MASK, walk.iv);
12387a46
HY		 510 nbytes &= AES_BLOCK_SIZE - 1;
511 err = blkcipher_walk_done(desc, &walk, nbytes);
512 }
513 if (walk.nbytes) {
514 ctr_crypt_final(ctx, &walk);
515 err = blkcipher_walk_done(desc, &walk, 0);
516 }
517 kernel_fpu_end();
518
519 return err;
520}
0d258efb 521#endif
12387a46 522
54b6a1bd
HY		 523static int ablk_ecb_init(struct crypto_tfm *tfm)
524{
ef45b834 525 return ablk_init_common(tfm, "__driver-ecb-aes-aesni");
54b6a1bd
HY		 526}
527
54b6a1bd
HY		 528static int ablk_cbc_init(struct crypto_tfm *tfm)
529{
ef45b834 530 return ablk_init_common(tfm, "__driver-cbc-aes-aesni");
54b6a1bd
HY		 531}
532
0d258efb 533#ifdef CONFIG_X86_64
2cf4ac8b
HY		 534static int ablk_ctr_init(struct crypto_tfm *tfm)
535{
ef45b834 536 return ablk_init_common(tfm, "__driver-ctr-aes-aesni");
2cf4ac8b
HY		 537}
538
0d258efb 539#endif
2cf4ac8b 540
304576a7 541#if IS_ENABLED(CONFIG_CRYPTO_PCBC)
2cf4ac8b
HY		 542static int ablk_pcbc_init(struct crypto_tfm *tfm)
543{
ef45b834 544 return ablk_init_common(tfm, "fpu(pcbc(__driver-aes-aesni))");
2cf4ac8b 545}
2cf4ac8b
HY		 546#endif
547
023af608 548static void lrw_xts_encrypt_callback(void *ctx, u8 *blks, unsigned int nbytes)
2cf4ac8b 549{
023af608
JK		 550 aesni_ecb_enc(ctx, blks, blks, nbytes);
551}
552
553static void lrw_xts_decrypt_callback(void *ctx, u8 *blks, unsigned int nbytes)
554{
555 aesni_ecb_dec(ctx, blks, blks, nbytes);
556}
557
558static int lrw_aesni_setkey(struct crypto_tfm *tfm, const u8 *key,
559 unsigned int keylen)
560{
561 struct aesni_lrw_ctx *ctx = crypto_tfm_ctx(tfm);
562 int err;
563
564 err = aes_set_key_common(tfm, ctx->raw_aes_ctx, key,
565 keylen - AES_BLOCK_SIZE);
566 if (err)
567 return err;
568
569 return lrw_init_table(&ctx->lrw_table, key + keylen - AES_BLOCK_SIZE);
570}
571
572static void lrw_aesni_exit_tfm(struct crypto_tfm *tfm)
573{
574 struct aesni_lrw_ctx *ctx = crypto_tfm_ctx(tfm);
575
576 lrw_free_table(&ctx->lrw_table);
577}
578
579static int lrw_encrypt(struct blkcipher_desc *desc, struct scatterlist *dst,
580 struct scatterlist *src, unsigned int nbytes)
581{
582 struct aesni_lrw_ctx *ctx = crypto_blkcipher_ctx(desc->tfm);
583 be128 buf[8];
584 struct lrw_crypt_req req = {
585 .tbuf = buf,
586 .tbuflen = sizeof(buf),
587
588 .table_ctx = &ctx->lrw_table,
589 .crypt_ctx = aes_ctx(ctx->raw_aes_ctx),
590 .crypt_fn = lrw_xts_encrypt_callback,
591 };
592 int ret;
593
594 desc->flags &= ~CRYPTO_TFM_REQ_MAY_SLEEP;
595
596 kernel_fpu_begin();
597 ret = lrw_crypt(desc, dst, src, nbytes, &req);
598 kernel_fpu_end();
599
600 return ret;
601}
602
603static int lrw_decrypt(struct blkcipher_desc *desc, struct scatterlist *dst,
604 struct scatterlist *src, unsigned int nbytes)
605{
606 struct aesni_lrw_ctx *ctx = crypto_blkcipher_ctx(desc->tfm);
607 be128 buf[8];
608 struct lrw_crypt_req req = {
609 .tbuf = buf,
610 .tbuflen = sizeof(buf),
611
612 .table_ctx = &ctx->lrw_table,
613 .crypt_ctx = aes_ctx(ctx->raw_aes_ctx),
614 .crypt_fn = lrw_xts_decrypt_callback,
615 };
616 int ret;
617
618 desc->flags &= ~CRYPTO_TFM_REQ_MAY_SLEEP;
619
620 kernel_fpu_begin();
621 ret = lrw_crypt(desc, dst, src, nbytes, &req);
622 kernel_fpu_end();
623
624 return ret;
625}
626
627static int xts_aesni_setkey(struct crypto_tfm *tfm, const u8 *key,
628 unsigned int keylen)
629{
630 struct aesni_xts_ctx *ctx = crypto_tfm_ctx(tfm);
023af608
JK		 631 int err;
632
28856a9e
SM		 633 err = xts_check_key(tfm, key, keylen);
634 if (err)
635 return err;
023af608
JK		 636
637 /* first half of xts-key is for crypt */
638 err = aes_set_key_common(tfm, ctx->raw_crypt_ctx, key, keylen / 2);
639 if (err)
640 return err;
641
642 /* second half of xts-key is for tweak */
643 return aes_set_key_common(tfm, ctx->raw_tweak_ctx, key + keylen / 2,
644 keylen / 2);
645}
646
647
32bec973
JK		 648static void aesni_xts_tweak(void *ctx, u8 *out, const u8 *in)
649{
650 aesni_enc(ctx, out, in);
651}
652
c456a9cd
JK		 653#ifdef CONFIG_X86_64
654
655static void aesni_xts_enc(void *ctx, u128 *dst, const u128 *src, le128 *iv)
656{
657 glue_xts_crypt_128bit_one(ctx, dst, src, iv, GLUE_FUNC_CAST(aesni_enc));
658}
659
660static void aesni_xts_dec(void *ctx, u128 *dst, const u128 *src, le128 *iv)
661{
662 glue_xts_crypt_128bit_one(ctx, dst, src, iv, GLUE_FUNC_CAST(aesni_dec));
663}
664
665static void aesni_xts_enc8(void *ctx, u128 *dst, const u128 *src, le128 *iv)
666{
667 aesni_xts_crypt8(ctx, (u8 *)dst, (const u8 *)src, true, (u8 *)iv);
668}
669
670static void aesni_xts_dec8(void *ctx, u128 *dst, const u128 *src, le128 *iv)
671{
672 aesni_xts_crypt8(ctx, (u8 *)dst, (const u8 *)src, false, (u8 *)iv);
673}
674
675static const struct common_glue_ctx aesni_enc_xts = {
676 .num_funcs = 2,
677 .fpu_blocks_limit = 1,
678
679 .funcs = { {
680 .num_blocks = 8,
681 .fn_u = { .xts = GLUE_XTS_FUNC_CAST(aesni_xts_enc8) }
682 }, {
683 .num_blocks = 1,
684 .fn_u = { .xts = GLUE_XTS_FUNC_CAST(aesni_xts_enc) }
685 } }
686};
687
688static const struct common_glue_ctx aesni_dec_xts = {
689 .num_funcs = 2,
690 .fpu_blocks_limit = 1,
691
692 .funcs = { {
693 .num_blocks = 8,
694 .fn_u = { .xts = GLUE_XTS_FUNC_CAST(aesni_xts_dec8) }
695 }, {
696 .num_blocks = 1,
697 .fn_u = { .xts = GLUE_XTS_FUNC_CAST(aesni_xts_dec) }
698 } }
699};
700
701static int xts_encrypt(struct blkcipher_desc *desc, struct scatterlist *dst,
702 struct scatterlist *src, unsigned int nbytes)
703{
704 struct aesni_xts_ctx *ctx = crypto_blkcipher_ctx(desc->tfm);
705
706 return glue_xts_crypt_128bit(&aesni_enc_xts, desc, dst, src, nbytes,
707 XTS_TWEAK_CAST(aesni_xts_tweak),
708 aes_ctx(ctx->raw_tweak_ctx),
709 aes_ctx(ctx->raw_crypt_ctx));
710}
711
712static int xts_decrypt(struct blkcipher_desc *desc, struct scatterlist *dst,
713 struct scatterlist *src, unsigned int nbytes)
714{
715 struct aesni_xts_ctx *ctx = crypto_blkcipher_ctx(desc->tfm);
716
717 return glue_xts_crypt_128bit(&aesni_dec_xts, desc, dst, src, nbytes,
718 XTS_TWEAK_CAST(aesni_xts_tweak),
719 aes_ctx(ctx->raw_tweak_ctx),
720 aes_ctx(ctx->raw_crypt_ctx));
721}
722
723#else
724
023af608
JK		 725static int xts_encrypt(struct blkcipher_desc *desc, struct scatterlist *dst,
726 struct scatterlist *src, unsigned int nbytes)
727{
728 struct aesni_xts_ctx *ctx = crypto_blkcipher_ctx(desc->tfm);
729 be128 buf[8];
730 struct xts_crypt_req req = {
731 .tbuf = buf,
732 .tbuflen = sizeof(buf),
733
734 .tweak_ctx = aes_ctx(ctx->raw_tweak_ctx),
32bec973 735 .tweak_fn = aesni_xts_tweak,
023af608
JK		 736 .crypt_ctx = aes_ctx(ctx->raw_crypt_ctx),
737 .crypt_fn = lrw_xts_encrypt_callback,
738 };
739 int ret;
740
741 desc->flags &= ~CRYPTO_TFM_REQ_MAY_SLEEP;
742
743 kernel_fpu_begin();
744 ret = xts_crypt(desc, dst, src, nbytes, &req);
745 kernel_fpu_end();
746
747 return ret;
748}
749
750static int xts_decrypt(struct blkcipher_desc *desc, struct scatterlist *dst,
751 struct scatterlist *src, unsigned int nbytes)
752{
753 struct aesni_xts_ctx *ctx = crypto_blkcipher_ctx(desc->tfm);
754 be128 buf[8];
755 struct xts_crypt_req req = {
756 .tbuf = buf,
757 .tbuflen = sizeof(buf),
758
759 .tweak_ctx = aes_ctx(ctx->raw_tweak_ctx),
32bec973 760 .tweak_fn = aesni_xts_tweak,
023af608
JK		 761 .crypt_ctx = aes_ctx(ctx->raw_crypt_ctx),
762 .crypt_fn = lrw_xts_decrypt_callback,
763 };
764 int ret;
765
766 desc->flags &= ~CRYPTO_TFM_REQ_MAY_SLEEP;
767
768 kernel_fpu_begin();
769 ret = xts_crypt(desc, dst, src, nbytes, &req);
770 kernel_fpu_end();
771
772 return ret;
2cf4ac8b 773}
2cf4ac8b 774
c456a9cd
JK		 775#endif
776
559ad0ff 777#ifdef CONFIG_X86_64
af05b300 778static int rfc4106_init(struct crypto_aead *aead)
0bd82f5f
TS		 779{
780 struct cryptd_aead *cryptd_tfm;
af05b300
HX		 781 struct cryptd_aead **ctx = crypto_aead_ctx(aead);
782
eabdc320
SM		 783 cryptd_tfm = cryptd_alloc_aead("__driver-gcm-aes-aesni",
784 CRYPTO_ALG_INTERNAL,
785 CRYPTO_ALG_INTERNAL);
0bd82f5f
TS		 786 if (IS_ERR(cryptd_tfm))
787 return PTR_ERR(cryptd_tfm);
60af520c 788
af05b300 789 *ctx = cryptd_tfm;
e9b8d2c2 790 crypto_aead_set_reqsize(aead, crypto_aead_reqsize(&cryptd_tfm->base));
0bd82f5f
TS		 791 return 0;
792}
793
af05b300 794static void rfc4106_exit(struct crypto_aead *aead)
0bd82f5f 795{
af05b300
HX		 796 struct cryptd_aead **ctx = crypto_aead_ctx(aead);
797
798 cryptd_free_aead(*ctx);
0bd82f5f
TS		 799}
800
0bd82f5f
TS		 801static int
802rfc4106_set_hash_subkey(u8 *hash_subkey, const u8 *key, unsigned int key_len)
803{
02fa472a
HX		 804 struct crypto_cipher *tfm;
805 int ret;
0bd82f5f 806
02fa472a
HX		 807 tfm = crypto_alloc_cipher("aes", 0, 0);
808 if (IS_ERR(tfm))
809 return PTR_ERR(tfm);
0bd82f5f 810
02fa472a 811 ret = crypto_cipher_setkey(tfm, key, key_len);
7efd95f6 812 if (ret)
02fa472a 813 goto out_free_cipher;
0bd82f5f
TS		 814
815 /* Clear the data in the hash sub key container to zero.*/
816 /* We want to cipher all zeros to create the hash sub key. */
817 memset(hash_subkey, 0, RFC4106_HASH_SUBKEY_SIZE);
818
02fa472a
HX		 819 crypto_cipher_encrypt_one(tfm, hash_subkey, hash_subkey);
820
821out_free_cipher:
822 crypto_free_cipher(tfm);
0bd82f5f
TS		 823 return ret;
824}
825
81e397d9
TS		 826static int common_rfc4106_set_key(struct crypto_aead *aead, const u8 *key,
827 unsigned int key_len)
0bd82f5f 828{
81e397d9 829 struct aesni_rfc4106_gcm_ctx *ctx = aesni_rfc4106_gcm_ctx_get(aead);
0bd82f5f
TS		 830
831 if (key_len < 4) {
b7c89d9e 832 crypto_aead_set_flags(aead, CRYPTO_TFM_RES_BAD_KEY_LEN);
0bd82f5f
TS		 833 return -EINVAL;
834 }
835 /*Account for 4 byte nonce at the end.*/
836 key_len -= 4;
0bd82f5f
TS		 837
838 memcpy(ctx->nonce, key + key_len, sizeof(ctx->nonce));
0bd82f5f 839
b7c89d9e
HX		 840 return aes_set_key_common(crypto_aead_tfm(aead),
841 &ctx->aes_key_expanded, key, key_len) ?:
842 rfc4106_set_hash_subkey(ctx->hash_subkey, key, key_len);
0bd82f5f
TS		 843}
844
81e397d9
TS		 845static int rfc4106_set_key(struct crypto_aead *parent, const u8 *key,
846 unsigned int key_len)
0bd82f5f 847{
af05b300
HX		 848 struct cryptd_aead **ctx = crypto_aead_ctx(parent);
849 struct cryptd_aead *cryptd_tfm = *ctx;
0bd82f5f 850
af05b300 851 return crypto_aead_setkey(&cryptd_tfm->base, key, key_len);
81e397d9
TS		 852}
853
854static int common_rfc4106_set_authsize(struct crypto_aead *aead,
855 unsigned int authsize)
856{
0bd82f5f
TS		 857 switch (authsize) {
858 case 8:
859 case 12:
860 case 16:
861 break;
862 default:
863 return -EINVAL;
864 }
b7c89d9e 865
0bd82f5f
TS		 866 return 0;
867}
868
81e397d9
TS		 869/* This is the Integrity Check Value (aka the authentication tag length and can
870 * be 8, 12 or 16 bytes long. */
871static int rfc4106_set_authsize(struct crypto_aead *parent,
872 unsigned int authsize)
0bd82f5f 873{
af05b300
HX		 874 struct cryptd_aead **ctx = crypto_aead_ctx(parent);
875 struct cryptd_aead *cryptd_tfm = *ctx;
0bd82f5f 876
af05b300 877 return crypto_aead_setauthsize(&cryptd_tfm->base, authsize);
0bd82f5f
TS		 878}
879
b7c89d9e 880static int helper_rfc4106_encrypt(struct aead_request *req)
0bd82f5f
TS		 881{
882 u8 one_entry_in_sg = 0;
883 u8 *src, *dst, *assoc;
884 __be32 counter = cpu_to_be32(1);
885 struct crypto_aead *tfm = crypto_aead_reqtfm(req);
886 struct aesni_rfc4106_gcm_ctx *ctx = aesni_rfc4106_gcm_ctx_get(tfm);
887 void *aes_ctx = &(ctx->aes_key_expanded);
888 unsigned long auth_tag_len = crypto_aead_authsize(tfm);
b7c89d9e 889 u8 iv[16] __attribute__ ((__aligned__(AESNI_ALIGN)));
0bd82f5f 890 struct scatter_walk src_sg_walk;
beae2c9e 891 struct scatter_walk dst_sg_walk = {};
0bd82f5f
TS		 892 unsigned int i;
893
894 /* Assuming we are supporting rfc4106 64-bit extended */
895 /* sequence numbers We need to have the AAD length equal */
e9b8d2c2
HX		 896 /* to 16 or 20 bytes */
897 if (unlikely(req->assoclen != 16 && req->assoclen != 20))
0bd82f5f 898 return -EINVAL;
e31ac32d 899
0bd82f5f
TS		 900 /* IV below built */
901 for (i = 0; i < 4; i++)
902 *(iv+i) = ctx->nonce[i];
903 for (i = 0; i < 8; i++)
904 *(iv+4+i) = req->iv[i];
905 *((__be32 *)(iv+12)) = counter;
906
b7c89d9e
HX		 907 if (sg_is_last(req->src) &&
908 req->src->offset + req->src->length <= PAGE_SIZE &&
909 sg_is_last(req->dst) &&
910 req->dst->offset + req->dst->length <= PAGE_SIZE) {
0bd82f5f
TS		 911 one_entry_in_sg = 1;
912 scatterwalk_start(&src_sg_walk, req->src);
b7c89d9e
HX		 913 assoc = scatterwalk_map(&src_sg_walk);
914 src = assoc + req->assoclen;
0bd82f5f
TS		 915 dst = src;
916 if (unlikely(req->src != req->dst)) {
917 scatterwalk_start(&dst_sg_walk, req->dst);
b7c89d9e 918 dst = scatterwalk_map(&dst_sg_walk) + req->assoclen;
0bd82f5f 919 }
0bd82f5f
TS		 920 } else {
921 /* Allocate memory for src, dst, assoc */
b7c89d9e 922 assoc = kmalloc(req->cryptlen + auth_tag_len + req->assoclen,
0bd82f5f 923 GFP_ATOMIC);
b7c89d9e 924 if (unlikely(!assoc))
0bd82f5f 925 return -ENOMEM;
b7c89d9e
HX		 926 scatterwalk_map_and_copy(assoc, req->src, 0,
927 req->assoclen + req->cryptlen, 0);
928 src = assoc + req->assoclen;
0bd82f5f
TS		 929 dst = src;
930 }
931
b7c89d9e 932 kernel_fpu_begin();
e9b8d2c2
HX		 933 aesni_gcm_enc_tfm(aes_ctx, dst, src, req->cryptlen, iv,
934 ctx->hash_subkey, assoc, req->assoclen - 8,
935 dst + req->cryptlen, auth_tag_len);
b7c89d9e 936 kernel_fpu_end();
0bd82f5f
TS		 937
938 /* The authTag (aka the Integrity Check Value) needs to be written
939 * back to the packet. */
940 if (one_entry_in_sg) {
941 if (unlikely(req->src != req->dst)) {
b7c89d9e
HX		 942 scatterwalk_unmap(dst - req->assoclen);
943 scatterwalk_advance(&dst_sg_walk, req->dst->length);
944 scatterwalk_done(&dst_sg_walk, 1, 0);
0bd82f5f 945 }
8fd75e12 946 scatterwalk_unmap(assoc);
b7c89d9e
HX		 947 scatterwalk_advance(&src_sg_walk, req->src->length);
948 scatterwalk_done(&src_sg_walk, req->src == req->dst, 0);
0bd82f5f 949 } else {
b7c89d9e
HX		 950 scatterwalk_map_and_copy(dst, req->dst, req->assoclen,
951 req->cryptlen + auth_tag_len, 1);
952 kfree(assoc);
0bd82f5f
TS		 953 }
954 return 0;
955}
956
b7c89d9e 957static int helper_rfc4106_decrypt(struct aead_request *req)
0bd82f5f
TS		 958{
959 u8 one_entry_in_sg = 0;
960 u8 *src, *dst, *assoc;
961 unsigned long tempCipherLen = 0;
962 __be32 counter = cpu_to_be32(1);
963 int retval = 0;
964 struct crypto_aead *tfm = crypto_aead_reqtfm(req);
965 struct aesni_rfc4106_gcm_ctx *ctx = aesni_rfc4106_gcm_ctx_get(tfm);
966 void *aes_ctx = &(ctx->aes_key_expanded);
967 unsigned long auth_tag_len = crypto_aead_authsize(tfm);
b7c89d9e
HX		 968 u8 iv[16] __attribute__ ((__aligned__(AESNI_ALIGN)));
969 u8 authTag[16];
0bd82f5f 970 struct scatter_walk src_sg_walk;
beae2c9e 971 struct scatter_walk dst_sg_walk = {};
0bd82f5f
TS		 972 unsigned int i;
973
e9b8d2c2 974 if (unlikely(req->assoclen != 16 && req->assoclen != 20))
0bd82f5f 975 return -EINVAL;
e31ac32d 976
0bd82f5f
TS		 977 /* Assuming we are supporting rfc4106 64-bit extended */
978 /* sequence numbers We need to have the AAD length */
e9b8d2c2 979 /* equal to 16 or 20 bytes */
0bd82f5f
TS		 980
981 tempCipherLen = (unsigned long)(req->cryptlen - auth_tag_len);
982 /* IV below built */
983 for (i = 0; i < 4; i++)
984 *(iv+i) = ctx->nonce[i];
985 for (i = 0; i < 8; i++)
986 *(iv+4+i) = req->iv[i];
987 *((__be32 *)(iv+12)) = counter;
988
b7c89d9e
HX		 989 if (sg_is_last(req->src) &&
990 req->src->offset + req->src->length <= PAGE_SIZE &&
991 sg_is_last(req->dst) &&
992 req->dst->offset + req->dst->length <= PAGE_SIZE) {
0bd82f5f
TS		 993 one_entry_in_sg = 1;
994 scatterwalk_start(&src_sg_walk, req->src);
b7c89d9e
HX		 995 assoc = scatterwalk_map(&src_sg_walk);
996 src = assoc + req->assoclen;
0bd82f5f
TS		 997 dst = src;
998 if (unlikely(req->src != req->dst)) {
999 scatterwalk_start(&dst_sg_walk, req->dst);
b7c89d9e 1000 dst = scatterwalk_map(&dst_sg_walk) + req->assoclen;
0bd82f5f
TS		 1001 }
1002
1003 } else {
1004 /* Allocate memory for src, dst, assoc */
b7c89d9e
HX		 1005 assoc = kmalloc(req->cryptlen + req->assoclen, GFP_ATOMIC);
1006 if (!assoc)
0bd82f5f 1007 return -ENOMEM;
b7c89d9e
HX		 1008 scatterwalk_map_and_copy(assoc, req->src, 0,
1009 req->assoclen + req->cryptlen, 0);
1010 src = assoc + req->assoclen;
0bd82f5f
TS		 1011 dst = src;
1012 }
1013
b7c89d9e 1014 kernel_fpu_begin();
d764593a 1015 aesni_gcm_dec_tfm(aes_ctx, dst, src, tempCipherLen, iv,
e9b8d2c2
HX		 1016 ctx->hash_subkey, assoc, req->assoclen - 8,
1017 authTag, auth_tag_len);
b7c89d9e 1018 kernel_fpu_end();
0bd82f5f
TS		 1019
1020 /* Compare generated tag with passed in tag. */
fed28611 1021 retval = crypto_memneq(src + tempCipherLen, authTag, auth_tag_len) ?
0bd82f5f
TS		 1022 -EBADMSG : 0;
1023
1024 if (one_entry_in_sg) {
1025 if (unlikely(req->src != req->dst)) {
b7c89d9e
HX		 1026 scatterwalk_unmap(dst - req->assoclen);
1027 scatterwalk_advance(&dst_sg_walk, req->dst->length);
1028 scatterwalk_done(&dst_sg_walk, 1, 0);
0bd82f5f 1029 }
8fd75e12 1030 scatterwalk_unmap(assoc);
b7c89d9e
HX		 1031 scatterwalk_advance(&src_sg_walk, req->src->length);
1032 scatterwalk_done(&src_sg_walk, req->src == req->dst, 0);
0bd82f5f 1033 } else {
b7c89d9e
HX		 1034 scatterwalk_map_and_copy(dst, req->dst, req->assoclen,
1035 tempCipherLen, 1);
1036 kfree(assoc);
0bd82f5f
TS		 1037 }
1038 return retval;
1039}
81e397d9
TS		 1040
1041static int rfc4106_encrypt(struct aead_request *req)
1042{
81e397d9 1043 struct crypto_aead *tfm = crypto_aead_reqtfm(req);
af05b300
HX		 1044 struct cryptd_aead **ctx = crypto_aead_ctx(tfm);
1045 struct cryptd_aead *cryptd_tfm = *ctx;
81e397d9 1046
38b2f68b
HX		 1047 tfm = &cryptd_tfm->base;
1048 if (irq_fpu_usable() && (!in_atomic() ||
1049 !cryptd_aead_queued(cryptd_tfm)))
1050 tfm = cryptd_aead_child(cryptd_tfm);
1051
1052 aead_request_set_tfm(req, tfm);
81e397d9 1053
e9b8d2c2 1054 return crypto_aead_encrypt(req);
81e397d9
TS		 1055}
1056
1057static int rfc4106_decrypt(struct aead_request *req)
1058{
81e397d9 1059 struct crypto_aead *tfm = crypto_aead_reqtfm(req);
af05b300
HX		 1060 struct cryptd_aead **ctx = crypto_aead_ctx(tfm);
1061 struct cryptd_aead *cryptd_tfm = *ctx;
81e397d9 1062
38b2f68b
HX		 1063 tfm = &cryptd_tfm->base;
1064 if (irq_fpu_usable() && (!in_atomic() ||
1065 !cryptd_aead_queued(cryptd_tfm)))
1066 tfm = cryptd_aead_child(cryptd_tfm);
1067
1068 aead_request_set_tfm(req, tfm);
81e397d9 1069
e9b8d2c2 1070 return crypto_aead_decrypt(req);
81e397d9 1071}
fa46ccb8 1072#endif
0bd82f5f 1073
fa46ccb8
JK		 1074static struct crypto_alg aesni_algs[] = { {
1075 .cra_name = "aes",
1076 .cra_driver_name = "aes-aesni",
1077 .cra_priority = 300,
1078 .cra_flags = CRYPTO_ALG_TYPE_CIPHER,
1079 .cra_blocksize = AES_BLOCK_SIZE,
1080 .cra_ctxsize = sizeof(struct crypto_aes_ctx) +
1081 AESNI_ALIGN - 1,
1082 .cra_alignmask = 0,
1083 .cra_module = THIS_MODULE,
1084 .cra_u = {
1085 .cipher = {
1086 .cia_min_keysize = AES_MIN_KEY_SIZE,
1087 .cia_max_keysize = AES_MAX_KEY_SIZE,
1088 .cia_setkey = aes_set_key,
1089 .cia_encrypt = aes_encrypt,
1090 .cia_decrypt = aes_decrypt
1091 }
1092 }
1093}, {
1094 .cra_name = "__aes-aesni",
1095 .cra_driver_name = "__driver-aes-aesni",
1096 .cra_priority = 0,
eabdc320 1097 .cra_flags = CRYPTO_ALG_TYPE_CIPHER | CRYPTO_ALG_INTERNAL,
fa46ccb8
JK		 1098 .cra_blocksize = AES_BLOCK_SIZE,
1099 .cra_ctxsize = sizeof(struct crypto_aes_ctx) +
1100 AESNI_ALIGN - 1,
1101 .cra_alignmask = 0,
1102 .cra_module = THIS_MODULE,
1103 .cra_u = {
1104 .cipher = {
1105 .cia_min_keysize = AES_MIN_KEY_SIZE,
1106 .cia_max_keysize = AES_MAX_KEY_SIZE,
1107 .cia_setkey = aes_set_key,
1108 .cia_encrypt = __aes_encrypt,
1109 .cia_decrypt = __aes_decrypt
1110 }
1111 }
1112}, {
1113 .cra_name = "__ecb-aes-aesni",
1114 .cra_driver_name = "__driver-ecb-aes-aesni",
1115 .cra_priority = 0,
eabdc320
SM		 1116 .cra_flags = CRYPTO_ALG_TYPE_BLKCIPHER |
1117 CRYPTO_ALG_INTERNAL,
fa46ccb8
JK		 1118 .cra_blocksize = AES_BLOCK_SIZE,
1119 .cra_ctxsize = sizeof(struct crypto_aes_ctx) +
1120 AESNI_ALIGN - 1,
1121 .cra_alignmask = 0,
1122 .cra_type = &crypto_blkcipher_type,
1123 .cra_module = THIS_MODULE,
1124 .cra_u = {
1125 .blkcipher = {
1126 .min_keysize = AES_MIN_KEY_SIZE,
1127 .max_keysize = AES_MAX_KEY_SIZE,
1128 .setkey = aes_set_key,
1129 .encrypt = ecb_encrypt,
1130 .decrypt = ecb_decrypt,
1131 },
1132 },
1133}, {
1134 .cra_name = "__cbc-aes-aesni",
1135 .cra_driver_name = "__driver-cbc-aes-aesni",
1136 .cra_priority = 0,
eabdc320
SM		 1137 .cra_flags = CRYPTO_ALG_TYPE_BLKCIPHER |
1138 CRYPTO_ALG_INTERNAL,
fa46ccb8
JK		 1139 .cra_blocksize = AES_BLOCK_SIZE,
1140 .cra_ctxsize = sizeof(struct crypto_aes_ctx) +
1141 AESNI_ALIGN - 1,
1142 .cra_alignmask = 0,
1143 .cra_type = &crypto_blkcipher_type,
1144 .cra_module = THIS_MODULE,
1145 .cra_u = {
1146 .blkcipher = {
1147 .min_keysize = AES_MIN_KEY_SIZE,
1148 .max_keysize = AES_MAX_KEY_SIZE,
1149 .setkey = aes_set_key,
1150 .encrypt = cbc_encrypt,
1151 .decrypt = cbc_decrypt,
1152 },
1153 },
1154}, {
1155 .cra_name = "ecb(aes)",
1156 .cra_driver_name = "ecb-aes-aesni",
1157 .cra_priority = 400,
1158 .cra_flags = CRYPTO_ALG_TYPE_ABLKCIPHER | CRYPTO_ALG_ASYNC,
1159 .cra_blocksize = AES_BLOCK_SIZE,
a9629d71 1160 .cra_ctxsize = sizeof(struct async_helper_ctx),
fa46ccb8
JK		 1161 .cra_alignmask = 0,
1162 .cra_type = &crypto_ablkcipher_type,
1163 .cra_module = THIS_MODULE,
1164 .cra_init = ablk_ecb_init,
1165 .cra_exit = ablk_exit,
1166 .cra_u = {
1167 .ablkcipher = {
1168 .min_keysize = AES_MIN_KEY_SIZE,
1169 .max_keysize = AES_MAX_KEY_SIZE,
1170 .setkey = ablk_set_key,
1171 .encrypt = ablk_encrypt,
1172 .decrypt = ablk_decrypt,
1173 },
1174 },
1175}, {
1176 .cra_name = "cbc(aes)",
1177 .cra_driver_name = "cbc-aes-aesni",
1178 .cra_priority = 400,
1179 .cra_flags = CRYPTO_ALG_TYPE_ABLKCIPHER | CRYPTO_ALG_ASYNC,
1180 .cra_blocksize = AES_BLOCK_SIZE,
a9629d71 1181 .cra_ctxsize = sizeof(struct async_helper_ctx),
fa46ccb8
JK		 1182 .cra_alignmask = 0,
1183 .cra_type = &crypto_ablkcipher_type,
1184 .cra_module = THIS_MODULE,
1185 .cra_init = ablk_cbc_init,
1186 .cra_exit = ablk_exit,
1187 .cra_u = {
1188 .ablkcipher = {
1189 .min_keysize = AES_MIN_KEY_SIZE,
1190 .max_keysize = AES_MAX_KEY_SIZE,
1191 .ivsize = AES_BLOCK_SIZE,
1192 .setkey = ablk_set_key,
1193 .encrypt = ablk_encrypt,
1194 .decrypt = ablk_decrypt,
1195 },
1196 },
1197#ifdef CONFIG_X86_64
1198}, {
1199 .cra_name = "__ctr-aes-aesni",
1200 .cra_driver_name = "__driver-ctr-aes-aesni",
1201 .cra_priority = 0,
eabdc320
SM		 1202 .cra_flags = CRYPTO_ALG_TYPE_BLKCIPHER |
1203 CRYPTO_ALG_INTERNAL,
fa46ccb8
JK		 1204 .cra_blocksize = 1,
1205 .cra_ctxsize = sizeof(struct crypto_aes_ctx) +
1206 AESNI_ALIGN - 1,
1207 .cra_alignmask = 0,
1208 .cra_type = &crypto_blkcipher_type,
1209 .cra_module = THIS_MODULE,
1210 .cra_u = {
1211 .blkcipher = {
1212 .min_keysize = AES_MIN_KEY_SIZE,
1213 .max_keysize = AES_MAX_KEY_SIZE,
1214 .ivsize = AES_BLOCK_SIZE,
1215 .setkey = aes_set_key,
1216 .encrypt = ctr_crypt,
1217 .decrypt = ctr_crypt,
1218 },
1219 },
1220}, {
1221 .cra_name = "ctr(aes)",
1222 .cra_driver_name = "ctr-aes-aesni",
1223 .cra_priority = 400,
1224 .cra_flags = CRYPTO_ALG_TYPE_ABLKCIPHER | CRYPTO_ALG_ASYNC,
1225 .cra_blocksize = 1,
a9629d71 1226 .cra_ctxsize = sizeof(struct async_helper_ctx),
fa46ccb8
JK		 1227 .cra_alignmask = 0,
1228 .cra_type = &crypto_ablkcipher_type,
1229 .cra_module = THIS_MODULE,
1230 .cra_init = ablk_ctr_init,
1231 .cra_exit = ablk_exit,
1232 .cra_u = {
1233 .ablkcipher = {
1234 .min_keysize = AES_MIN_KEY_SIZE,
1235 .max_keysize = AES_MAX_KEY_SIZE,
1236 .ivsize = AES_BLOCK_SIZE,
1237 .setkey = ablk_set_key,
1238 .encrypt = ablk_encrypt,
1239 .decrypt = ablk_encrypt,
1240 .geniv = "chainiv",
1241 },
1242 },
fa46ccb8 1243#endif
304576a7 1244#if IS_ENABLED(CONFIG_CRYPTO_PCBC)
fa46ccb8 1245}, {
023af608
JK		 1246 .cra_name = "pcbc(aes)",
1247 .cra_driver_name = "pcbc-aes-aesni",
fa46ccb8
JK		 1248 .cra_priority = 400,
1249 .cra_flags = CRYPTO_ALG_TYPE_ABLKCIPHER | CRYPTO_ALG_ASYNC,
1250 .cra_blocksize = AES_BLOCK_SIZE,
a9629d71 1251 .cra_ctxsize = sizeof(struct async_helper_ctx),
fa46ccb8
JK		 1252 .cra_alignmask = 0,
1253 .cra_type = &crypto_ablkcipher_type,
1254 .cra_module = THIS_MODULE,
023af608 1255 .cra_init = ablk_pcbc_init,
fa46ccb8
JK		 1256 .cra_exit = ablk_exit,
1257 .cra_u = {
1258 .ablkcipher = {
023af608
JK		 1259 .min_keysize = AES_MIN_KEY_SIZE,
1260 .max_keysize = AES_MAX_KEY_SIZE,
fa46ccb8
JK		 1261 .ivsize = AES_BLOCK_SIZE,
1262 .setkey = ablk_set_key,
1263 .encrypt = ablk_encrypt,
1264 .decrypt = ablk_decrypt,
1265 },
1266 },
1267#endif
fa46ccb8 1268}, {
023af608
JK		 1269 .cra_name = "__lrw-aes-aesni",
1270 .cra_driver_name = "__driver-lrw-aes-aesni",
1271 .cra_priority = 0,
eabdc320
SM		 1272 .cra_flags = CRYPTO_ALG_TYPE_BLKCIPHER |
1273 CRYPTO_ALG_INTERNAL,
023af608
JK		 1274 .cra_blocksize = AES_BLOCK_SIZE,
1275 .cra_ctxsize = sizeof(struct aesni_lrw_ctx),
1276 .cra_alignmask = 0,
1277 .cra_type = &crypto_blkcipher_type,
1278 .cra_module = THIS_MODULE,
1279 .cra_exit = lrw_aesni_exit_tfm,
1280 .cra_u = {
1281 .blkcipher = {
1282 .min_keysize = AES_MIN_KEY_SIZE + AES_BLOCK_SIZE,
1283 .max_keysize = AES_MAX_KEY_SIZE + AES_BLOCK_SIZE,
1284 .ivsize = AES_BLOCK_SIZE,
1285 .setkey = lrw_aesni_setkey,
1286 .encrypt = lrw_encrypt,
1287 .decrypt = lrw_decrypt,
1288 },
1289 },
1290}, {
1291 .cra_name = "__xts-aes-aesni",
1292 .cra_driver_name = "__driver-xts-aes-aesni",
1293 .cra_priority = 0,
eabdc320
SM		 1294 .cra_flags = CRYPTO_ALG_TYPE_BLKCIPHER |
1295 CRYPTO_ALG_INTERNAL,
023af608
JK		 1296 .cra_blocksize = AES_BLOCK_SIZE,
1297 .cra_ctxsize = sizeof(struct aesni_xts_ctx),
1298 .cra_alignmask = 0,
1299 .cra_type = &crypto_blkcipher_type,
1300 .cra_module = THIS_MODULE,
1301 .cra_u = {
1302 .blkcipher = {
1303 .min_keysize = 2 * AES_MIN_KEY_SIZE,
1304 .max_keysize = 2 * AES_MAX_KEY_SIZE,
1305 .ivsize = AES_BLOCK_SIZE,
1306 .setkey = xts_aesni_setkey,
1307 .encrypt = xts_encrypt,
1308 .decrypt = xts_decrypt,
1309 },
1310 },
1311}, {
1312 .cra_name = "lrw(aes)",
1313 .cra_driver_name = "lrw-aes-aesni",
fa46ccb8
JK		 1314 .cra_priority = 400,
1315 .cra_flags = CRYPTO_ALG_TYPE_ABLKCIPHER | CRYPTO_ALG_ASYNC,
1316 .cra_blocksize = AES_BLOCK_SIZE,
a9629d71 1317 .cra_ctxsize = sizeof(struct async_helper_ctx),
fa46ccb8
JK		 1318 .cra_alignmask = 0,
1319 .cra_type = &crypto_ablkcipher_type,
1320 .cra_module = THIS_MODULE,
023af608 1321 .cra_init = ablk_init,
fa46ccb8
JK		 1322 .cra_exit = ablk_exit,
1323 .cra_u = {
1324 .ablkcipher = {
023af608
JK		 1325 .min_keysize = AES_MIN_KEY_SIZE + AES_BLOCK_SIZE,
1326 .max_keysize = AES_MAX_KEY_SIZE + AES_BLOCK_SIZE,
fa46ccb8
JK		 1327 .ivsize = AES_BLOCK_SIZE,
1328 .setkey = ablk_set_key,
1329 .encrypt = ablk_encrypt,
1330 .decrypt = ablk_decrypt,
1331 },
1332 },
fa46ccb8
JK		 1333}, {
1334 .cra_name = "xts(aes)",
1335 .cra_driver_name = "xts-aes-aesni",
1336 .cra_priority = 400,
1337 .cra_flags = CRYPTO_ALG_TYPE_ABLKCIPHER | CRYPTO_ALG_ASYNC,
1338 .cra_blocksize = AES_BLOCK_SIZE,
a9629d71 1339 .cra_ctxsize = sizeof(struct async_helper_ctx),
fa46ccb8
JK		 1340 .cra_alignmask = 0,
1341 .cra_type = &crypto_ablkcipher_type,
1342 .cra_module = THIS_MODULE,
023af608 1343 .cra_init = ablk_init,
fa46ccb8
JK		 1344 .cra_exit = ablk_exit,
1345 .cra_u = {
1346 .ablkcipher = {
1347 .min_keysize = 2 * AES_MIN_KEY_SIZE,
1348 .max_keysize = 2 * AES_MAX_KEY_SIZE,
1349 .ivsize = AES_BLOCK_SIZE,
1350 .setkey = ablk_set_key,
1351 .encrypt = ablk_encrypt,
1352 .decrypt = ablk_decrypt,
1353 },
1354 },
fa46ccb8 1355} };
0bd82f5f 1356
af05b300
HX		 1357#ifdef CONFIG_X86_64
1358static struct aead_alg aesni_aead_algs[] = { {
b7c89d9e
HX		 1359 .setkey = common_rfc4106_set_key,
1360 .setauthsize = common_rfc4106_set_authsize,
1361 .encrypt = helper_rfc4106_encrypt,
1362 .decrypt = helper_rfc4106_decrypt,
1363 .ivsize = 8,
1364 .maxauthsize = 16,
1365 .base = {
1366 .cra_name = "__gcm-aes-aesni",
1367 .cra_driver_name = "__driver-gcm-aes-aesni",
1368 .cra_flags = CRYPTO_ALG_INTERNAL,
1369 .cra_blocksize = 1,
1370 .cra_ctxsize = sizeof(struct aesni_rfc4106_gcm_ctx),
1371 .cra_alignmask = AESNI_ALIGN - 1,
1372 .cra_module = THIS_MODULE,
1373 },
1374}, {
af05b300
HX		 1375 .init = rfc4106_init,
1376 .exit = rfc4106_exit,
1377 .setkey = rfc4106_set_key,
1378 .setauthsize = rfc4106_set_authsize,
1379 .encrypt = rfc4106_encrypt,
1380 .decrypt = rfc4106_decrypt,
1381 .ivsize = 8,
1382 .maxauthsize = 16,
1383 .base = {
1384 .cra_name = "rfc4106(gcm(aes))",
1385 .cra_driver_name = "rfc4106-gcm-aesni",
1386 .cra_priority = 400,
5e4b8c1f 1387 .cra_flags = CRYPTO_ALG_ASYNC,
af05b300
HX		 1388 .cra_blocksize = 1,
1389 .cra_ctxsize = sizeof(struct cryptd_aead *),
1390 .cra_module = THIS_MODULE,
1391 },
1392} };
1393#else
1394static struct aead_alg aesni_aead_algs[0];
1395#endif
1396
3bd391f0
AK		 1397
1398static const struct x86_cpu_id aesni_cpu_id[] = {
1399 X86_FEATURE_MATCH(X86_FEATURE_AES),
1400 {}
1401};
1402MODULE_DEVICE_TABLE(x86cpu, aesni_cpu_id);
1403
54b6a1bd
HY		 1404static int __init aesni_init(void)
1405{
7af6c245 1406 int err;
54b6a1bd 1407
3bd391f0 1408 if (!x86_match_cpu(aesni_cpu_id))
54b6a1bd 1409 return -ENODEV;
8610d7bf 1410#ifdef CONFIG_X86_64
d764593a
TC		 1411#ifdef CONFIG_AS_AVX2
1412 if (boot_cpu_has(X86_FEATURE_AVX2)) {
1413 pr_info("AVX2 version of gcm_enc/dec engaged.\n");
1414 aesni_gcm_enc_tfm = aesni_gcm_enc_avx2;
1415 aesni_gcm_dec_tfm = aesni_gcm_dec_avx2;
1416 } else
1417#endif
1418#ifdef CONFIG_AS_AVX
1419 if (boot_cpu_has(X86_FEATURE_AVX)) {
1420 pr_info("AVX version of gcm_enc/dec engaged.\n");
1421 aesni_gcm_enc_tfm = aesni_gcm_enc_avx;
1422 aesni_gcm_dec_tfm = aesni_gcm_dec_avx;
1423 } else
1424#endif
1425 {
1426 pr_info("SSE version of gcm_enc/dec engaged.\n");
1427 aesni_gcm_enc_tfm = aesni_gcm_enc;
1428 aesni_gcm_dec_tfm = aesni_gcm_dec;
1429 }
22cddcc7 1430 aesni_ctr_enc_tfm = aesni_ctr_enc;
5cfed7b3 1431#ifdef CONFIG_AS_AVX
da154e82 1432 if (boot_cpu_has(X86_FEATURE_AVX)) {
22cddcc7 1433 /* optimize performance of ctr mode encryption transform */
1434 aesni_ctr_enc_tfm = aesni_ctr_enc_avx_tfm;
1435 pr_info("AES CTR mode by8 optimization enabled\n");
1436 }
1437#endif
8610d7bf 1438#endif
0bd82f5f 1439
fa46ccb8
JK		 1440 err = crypto_fpu_init();
1441 if (err)
1442 return err;
54b6a1bd 1443
af05b300
HX		 1444 err = crypto_register_algs(aesni_algs, ARRAY_SIZE(aesni_algs));
1445 if (err)
1446 goto fpu_exit;
1447
1448 err = crypto_register_aeads(aesni_aead_algs,
1449 ARRAY_SIZE(aesni_aead_algs));
1450 if (err)
1451 goto unregister_algs;
1452
1453 return err;
1454
1455unregister_algs:
1456 crypto_unregister_algs(aesni_algs, ARRAY_SIZE(aesni_algs));
1457fpu_exit:
1458 crypto_fpu_exit();
1459 return err;
54b6a1bd
HY		 1460}
1461
1462static void __exit aesni_exit(void)
1463{
af05b300 1464 crypto_unregister_aeads(aesni_aead_algs, ARRAY_SIZE(aesni_aead_algs));
fa46ccb8 1465 crypto_unregister_algs(aesni_algs, ARRAY_SIZE(aesni_algs));
b23b6451
AL		 1466
1467 crypto_fpu_exit();
54b6a1bd
HY		 1468}
1469
0fbafd06 1470late_initcall(aesni_init);
54b6a1bd
HY		 1471module_exit(aesni_exit);
1472
1473MODULE_DESCRIPTION("Rijndael (AES) Cipher Algorithm, Intel AES-NI instructions optimized");
1474MODULE_LICENSE("GPL");
5d26a105 1475MODULE_ALIAS_CRYPTO("aes");
ubuntu-bionic-kernel mirror