]> git.proxmox.com Git - mirror_ubuntu-artful-kernel.git/blame - arch/x86/include/asm/kvm_host.h
KVM: X86: Implement userspace interface to set virtual_tsc_khz
[mirror_ubuntu-artful-kernel.git] / arch / x86 / include / asm / kvm_host.h
CommitLineData
a656c8ef 1/*
043405e1
CO
2 * Kernel-based Virtual Machine driver for Linux
3 *
4 * This header defines architecture specific interfaces, x86 version
5 *
6 * This work is licensed under the terms of the GNU GPL, version 2. See
7 * the COPYING file in the top-level directory.
8 *
9 */
10
1965aae3
PA
11#ifndef _ASM_X86_KVM_HOST_H
12#define _ASM_X86_KVM_HOST_H
043405e1 13
34c16eec
ZX
14#include <linux/types.h>
15#include <linux/mm.h>
e930bffe 16#include <linux/mmu_notifier.h>
229456fc 17#include <linux/tracepoint.h>
f5f48ee1 18#include <linux/cpumask.h>
34c16eec
ZX
19
20#include <linux/kvm.h>
21#include <linux/kvm_para.h>
edf88417 22#include <linux/kvm_types.h>
34c16eec 23
50d0a0f9 24#include <asm/pvclock-abi.h>
e01a1b57 25#include <asm/desc.h>
0bed3b56 26#include <asm/mtrr.h>
9962d032 27#include <asm/msr-index.h>
e01a1b57 28
0680fe52 29#define KVM_MAX_VCPUS 64
69a9f69b
AK
30#define KVM_MEMORY_SLOTS 32
31/* memory slots that does not exposed to userspace */
32#define KVM_PRIVATE_MEM_SLOTS 4
cef4dea0 33#define KVM_MMIO_SIZE 16
69a9f69b
AK
34
35#define KVM_PIO_PAGE_OFFSET 1
542472b5 36#define KVM_COALESCED_MMIO_PAGE_OFFSET 2
69a9f69b 37
cfec82cb
JR
38#define CR0_RESERVED_BITS \
39 (~(unsigned long)(X86_CR0_PE | X86_CR0_MP | X86_CR0_EM | X86_CR0_TS \
40 | X86_CR0_ET | X86_CR0_NE | X86_CR0_WP | X86_CR0_AM \
41 | X86_CR0_NW | X86_CR0_CD | X86_CR0_PG))
42
cd6e8f87
ZX
43#define CR3_PAE_RESERVED_BITS ((X86_CR3_PWT | X86_CR3_PCD) - 1)
44#define CR3_NONPAE_RESERVED_BITS ((PAGE_SIZE-1) & ~(X86_CR3_PWT | X86_CR3_PCD))
7d76b4d3
JP
45#define CR3_L_MODE_RESERVED_BITS (CR3_NONPAE_RESERVED_BITS | \
46 0xFFFFFF0000000000ULL)
cfec82cb
JR
47#define CR4_RESERVED_BITS \
48 (~(unsigned long)(X86_CR4_VME | X86_CR4_PVI | X86_CR4_TSD | X86_CR4_DE\
49 | X86_CR4_PSE | X86_CR4_PAE | X86_CR4_MCE \
50 | X86_CR4_PGE | X86_CR4_PCE | X86_CR4_OSFXSR \
51 | X86_CR4_OSXSAVE \
52 | X86_CR4_OSXMMEXCPT | X86_CR4_VMXE))
53
54#define CR8_RESERVED_BITS (~(unsigned long)X86_CR8_TPR)
55
56
cd6e8f87 57
cd6e8f87 58#define INVALID_PAGE (~(hpa_t)0)
dd180b3e
XG
59#define VALID_PAGE(x) ((x) != INVALID_PAGE)
60
cd6e8f87
ZX
61#define UNMAPPED_GVA (~(gpa_t)0)
62
ec04b260 63/* KVM Hugepage definitions for x86 */
04326caa 64#define KVM_NR_PAGE_SIZES 3
82855413
JR
65#define KVM_HPAGE_GFN_SHIFT(x) (((x) - 1) * 9)
66#define KVM_HPAGE_SHIFT(x) (PAGE_SHIFT + KVM_HPAGE_GFN_SHIFT(x))
ec04b260
JR
67#define KVM_HPAGE_SIZE(x) (1UL << KVM_HPAGE_SHIFT(x))
68#define KVM_HPAGE_MASK(x) (~(KVM_HPAGE_SIZE(x) - 1))
69#define KVM_PAGES_PER_HPAGE(x) (KVM_HPAGE_SIZE(x) / PAGE_SIZE)
05da4558 70
cd6e8f87 71#define DE_VECTOR 0
19bd8afd 72#define DB_VECTOR 1
77ab6db0
JK
73#define BP_VECTOR 3
74#define OF_VECTOR 4
75#define BR_VECTOR 5
cd6e8f87
ZX
76#define UD_VECTOR 6
77#define NM_VECTOR 7
78#define DF_VECTOR 8
79#define TS_VECTOR 10
80#define NP_VECTOR 11
81#define SS_VECTOR 12
82#define GP_VECTOR 13
83#define PF_VECTOR 14
77ab6db0 84#define MF_VECTOR 16
53371b50 85#define MC_VECTOR 18
cd6e8f87
ZX
86
87#define SELECTOR_TI_MASK (1 << 2)
88#define SELECTOR_RPL_MASK 0x03
89
90#define IOPL_SHIFT 12
91
d657a98e
ZX
92#define KVM_PERMILLE_MMU_PAGES 20
93#define KVM_MIN_ALLOC_MMU_PAGES 64
1ae0a13d
DE
94#define KVM_MMU_HASH_SHIFT 10
95#define KVM_NUM_MMU_PAGES (1 << KVM_MMU_HASH_SHIFT)
d657a98e
ZX
96#define KVM_MIN_FREE_MMU_PAGES 5
97#define KVM_REFILL_PAGES 25
73c1160c 98#define KVM_MAX_CPUID_ENTRIES 80
0bed3b56 99#define KVM_NR_FIXED_MTRR_REGION 88
9ba075a6 100#define KVM_NR_VAR_MTRR 8
d657a98e 101
af585b92
GN
102#define ASYNC_PF_PER_VCPU 64
103
e935b837 104extern raw_spinlock_t kvm_lock;
e9b11c17
ZX
105extern struct list_head vm_list;
106
d657a98e
ZX
107struct kvm_vcpu;
108struct kvm;
af585b92 109struct kvm_async_pf;
d657a98e 110
5fdbf976 111enum kvm_reg {
2b3ccfa0
ZX
112 VCPU_REGS_RAX = 0,
113 VCPU_REGS_RCX = 1,
114 VCPU_REGS_RDX = 2,
115 VCPU_REGS_RBX = 3,
116 VCPU_REGS_RSP = 4,
117 VCPU_REGS_RBP = 5,
118 VCPU_REGS_RSI = 6,
119 VCPU_REGS_RDI = 7,
120#ifdef CONFIG_X86_64
121 VCPU_REGS_R8 = 8,
122 VCPU_REGS_R9 = 9,
123 VCPU_REGS_R10 = 10,
124 VCPU_REGS_R11 = 11,
125 VCPU_REGS_R12 = 12,
126 VCPU_REGS_R13 = 13,
127 VCPU_REGS_R14 = 14,
128 VCPU_REGS_R15 = 15,
129#endif
5fdbf976 130 VCPU_REGS_RIP,
2b3ccfa0
ZX
131 NR_VCPU_REGS
132};
133
6de4f3ad
AK
134enum kvm_reg_ex {
135 VCPU_EXREG_PDPTR = NR_VCPU_REGS,
aff48baa 136 VCPU_EXREG_CR3,
6de12732 137 VCPU_EXREG_RFLAGS,
69c73028 138 VCPU_EXREG_CPL,
6de4f3ad
AK
139};
140
2b3ccfa0 141enum {
81609e3e 142 VCPU_SREG_ES,
2b3ccfa0 143 VCPU_SREG_CS,
81609e3e 144 VCPU_SREG_SS,
2b3ccfa0 145 VCPU_SREG_DS,
2b3ccfa0
ZX
146 VCPU_SREG_FS,
147 VCPU_SREG_GS,
2b3ccfa0
ZX
148 VCPU_SREG_TR,
149 VCPU_SREG_LDTR,
150};
151
56e82318 152#include <asm/kvm_emulate.h>
2b3ccfa0 153
d657a98e
ZX
154#define KVM_NR_MEM_OBJS 40
155
42dbaa5a
JK
156#define KVM_NR_DB_REGS 4
157
158#define DR6_BD (1 << 13)
159#define DR6_BS (1 << 14)
160#define DR6_FIXED_1 0xffff0ff0
161#define DR6_VOLATILE 0x0000e00f
162
163#define DR7_BP_EN_MASK 0x000000ff
164#define DR7_GE (1 << 9)
165#define DR7_GD (1 << 13)
166#define DR7_FIXED_1 0x00000400
167#define DR7_VOLATILE 0xffff23ff
168
d657a98e
ZX
169/*
170 * We don't want allocation failures within the mmu code, so we preallocate
171 * enough memory for a single page fault in a cache.
172 */
173struct kvm_mmu_memory_cache {
174 int nobjs;
175 void *objects[KVM_NR_MEM_OBJS];
176};
177
178#define NR_PTE_CHAIN_ENTRIES 5
179
180struct kvm_pte_chain {
181 u64 *parent_ptes[NR_PTE_CHAIN_ENTRIES];
182 struct hlist_node link;
183};
184
185/*
186 * kvm_mmu_page_role, below, is defined as:
187 *
188 * bits 0:3 - total guest paging levels (2-4, or zero for real mode)
189 * bits 4:7 - page table level for this shadow (1-4)
190 * bits 8:9 - page table quadrant for 2-level guests
f6e2c02b
AK
191 * bit 16 - direct mapping of virtual to physical mapping at gfn
192 * used for real mode and two-dimensional paging
d657a98e
ZX
193 * bits 17:19 - common access permissions for all ptes in this shadow page
194 */
195union kvm_mmu_page_role {
196 unsigned word;
197 struct {
7d76b4d3 198 unsigned level:4;
5b7e0102 199 unsigned cr4_pae:1;
7d76b4d3
JP
200 unsigned quadrant:2;
201 unsigned pad_for_nice_hex_output:6;
f6e2c02b 202 unsigned direct:1;
7d76b4d3 203 unsigned access:3;
2e53d63a 204 unsigned invalid:1;
9645bb56 205 unsigned nxe:1;
3dbe1415 206 unsigned cr0_wp:1;
d657a98e
ZX
207 };
208};
209
210struct kvm_mmu_page {
211 struct list_head link;
212 struct hlist_node hash_link;
213
214 /*
215 * The following two entries are used to key the shadow page in the
216 * hash table.
217 */
218 gfn_t gfn;
219 union kvm_mmu_page_role role;
220
221 u64 *spt;
222 /* hold the gfn of each spte inside spt */
223 gfn_t *gfns;
291f26bc
SY
224 /*
225 * One bit set per slot which has memory
226 * in this shadow page.
227 */
228 DECLARE_BITMAP(slot_bitmap, KVM_MEMORY_SLOTS + KVM_PRIVATE_MEM_SLOTS);
0571d366 229 bool multimapped; /* More than one parent_pte? */
4731d4c7 230 bool unsync;
0571d366 231 int root_count; /* Currently serving as active root */
60c8aec6 232 unsigned int unsync_children;
d657a98e
ZX
233 union {
234 u64 *parent_pte; /* !multimapped */
235 struct hlist_head parent_ptes; /* multimapped, kvm_pte_chain */
236 };
0074ff63 237 DECLARE_BITMAP(unsync_child_bitmap, 512);
d657a98e
ZX
238};
239
6ad18fba
DH
240struct kvm_pv_mmu_op_buffer {
241 void *ptr;
242 unsigned len;
243 unsigned processed;
244 char buf[512] __aligned(sizeof(long));
245};
246
1c08364c
AK
247struct kvm_pio_request {
248 unsigned long count;
1c08364c
AK
249 int in;
250 int port;
251 int size;
1c08364c
AK
252};
253
d657a98e
ZX
254/*
255 * x86 supports 3 paging modes (4-level 64-bit, 3-level 64-bit, and 2-level
256 * 32-bit). The kvm_mmu structure abstracts the details of the current mmu
257 * mode.
258 */
259struct kvm_mmu {
260 void (*new_cr3)(struct kvm_vcpu *vcpu);
f43addd4 261 void (*set_cr3)(struct kvm_vcpu *vcpu, unsigned long root);
5777ed34 262 unsigned long (*get_cr3)(struct kvm_vcpu *vcpu);
78b2c54a
XG
263 int (*page_fault)(struct kvm_vcpu *vcpu, gva_t gva, u32 err,
264 bool prefault);
6389ee94
AK
265 void (*inject_page_fault)(struct kvm_vcpu *vcpu,
266 struct x86_exception *fault);
d657a98e 267 void (*free)(struct kvm_vcpu *vcpu);
1871c602 268 gpa_t (*gva_to_gpa)(struct kvm_vcpu *vcpu, gva_t gva, u32 access,
ab9ae313 269 struct x86_exception *exception);
c30a358d 270 gpa_t (*translate_gpa)(struct kvm_vcpu *vcpu, gpa_t gpa, u32 access);
d657a98e
ZX
271 void (*prefetch_page)(struct kvm_vcpu *vcpu,
272 struct kvm_mmu_page *page);
e8bc217a 273 int (*sync_page)(struct kvm_vcpu *vcpu,
a4a8e6f7 274 struct kvm_mmu_page *sp);
a7052897 275 void (*invlpg)(struct kvm_vcpu *vcpu, gva_t gva);
0f53b5b1 276 void (*update_pte)(struct kvm_vcpu *vcpu, struct kvm_mmu_page *sp,
7c562522 277 u64 *spte, const void *pte);
d657a98e
ZX
278 hpa_t root_hpa;
279 int root_level;
280 int shadow_root_level;
a770f6f2 281 union kvm_mmu_page_role base_role;
c5a78f2b 282 bool direct_map;
d657a98e
ZX
283
284 u64 *pae_root;
81407ca5 285 u64 *lm_root;
82725b20 286 u64 rsvd_bits_mask[2][4];
ff03a073 287
2d48a985
JR
288 bool nx;
289
ff03a073 290 u64 pdptrs[4]; /* pae */
d657a98e
ZX
291};
292
ad312c7c 293struct kvm_vcpu_arch {
5fdbf976
MT
294 /*
295 * rip and regs accesses must go through
296 * kvm_{register,rip}_{read,write} functions.
297 */
298 unsigned long regs[NR_VCPU_REGS];
299 u32 regs_avail;
300 u32 regs_dirty;
34c16eec
ZX
301
302 unsigned long cr0;
e8467fda 303 unsigned long cr0_guest_owned_bits;
34c16eec
ZX
304 unsigned long cr2;
305 unsigned long cr3;
306 unsigned long cr4;
fc78f519 307 unsigned long cr4_guest_owned_bits;
34c16eec 308 unsigned long cr8;
1371d904 309 u32 hflags;
f6801dff 310 u64 efer;
34c16eec
ZX
311 u64 apic_base;
312 struct kvm_lapic *apic; /* kernel irqchip context */
e1035715 313 int32_t apic_arb_prio;
34c16eec
ZX
314 int mp_state;
315 int sipi_vector;
316 u64 ia32_misc_enable_msr;
b209749f 317 bool tpr_access_reporting;
34c16eec 318
14dfe855
JR
319 /*
320 * Paging state of the vcpu
321 *
322 * If the vcpu runs in guest mode with two level paging this still saves
323 * the paging mode of the l1 guest. This context is always used to
324 * handle faults.
325 */
34c16eec 326 struct kvm_mmu mmu;
8df25a32 327
6539e738
JR
328 /*
329 * Paging state of an L2 guest (used for nested npt)
330 *
331 * This context will save all necessary information to walk page tables
332 * of the an L2 guest. This context is only initialized for page table
333 * walking and not for faulting since we never handle l2 page faults on
334 * the host.
335 */
336 struct kvm_mmu nested_mmu;
337
14dfe855
JR
338 /*
339 * Pointer to the mmu context currently used for
340 * gva_to_gpa translations.
341 */
342 struct kvm_mmu *walk_mmu;
343
6ad18fba
DH
344 /* only needed in kvm_pv_mmu_op() path, but it's hot so
345 * put it here to avoid allocation */
346 struct kvm_pv_mmu_op_buffer mmu_op_buffer;
34c16eec
ZX
347
348 struct kvm_mmu_memory_cache mmu_pte_chain_cache;
349 struct kvm_mmu_memory_cache mmu_rmap_desc_cache;
350 struct kvm_mmu_memory_cache mmu_page_cache;
351 struct kvm_mmu_memory_cache mmu_page_header_cache;
352
353 gfn_t last_pt_write_gfn;
354 int last_pt_write_count;
355 u64 *last_pte_updated;
1b7fcd32 356 gfn_t last_pte_gfn;
34c16eec 357
98918833 358 struct fpu guest_fpu;
2acf923e 359 u64 xcr0;
34c16eec
ZX
360
361 gva_t mmio_fault_cr2;
362 struct kvm_pio_request pio;
363 void *pio_data;
364
66fd3f7f
GN
365 u8 event_exit_inst_len;
366
298101da
AK
367 struct kvm_queued_exception {
368 bool pending;
369 bool has_error_code;
ce7ddec4 370 bool reinject;
298101da
AK
371 u8 nr;
372 u32 error_code;
373 } exception;
374
937a7eae
AK
375 struct kvm_queued_interrupt {
376 bool pending;
66fd3f7f 377 bool soft;
937a7eae
AK
378 u8 nr;
379 } interrupt;
380
34c16eec
ZX
381 int halt_request; /* real mode on Intel only */
382
383 int cpuid_nent;
07716717 384 struct kvm_cpuid_entry2 cpuid_entries[KVM_MAX_CPUID_ENTRIES];
34c16eec
ZX
385 /* emulate context */
386
387 struct x86_emulate_ctxt emulate_ctxt;
18068523
GOC
388
389 gpa_t time;
50d0a0f9 390 struct pvclock_vcpu_time_info hv_clock;
e48672fa 391 unsigned int hw_tsc_khz;
18068523
GOC
392 unsigned int time_offset;
393 struct page *time_page;
e48672fa 394 u64 last_host_tsc;
1d5f066e
ZA
395 u64 last_guest_tsc;
396 u64 last_kernel_ns;
c285545f
ZA
397 u64 last_tsc_nsec;
398 u64 last_tsc_write;
1e993611 399 u32 virtual_tsc_khz;
c285545f 400 bool tsc_catchup;
1e993611
JR
401 u32 tsc_catchup_mult;
402 s8 tsc_catchup_shift;
3419ffc8
SY
403
404 bool nmi_pending;
668f612f 405 bool nmi_injected;
9ba075a6 406
0bed3b56
SY
407 struct mtrr_state_type mtrr_state;
408 u32 pat;
42dbaa5a
JK
409
410 int switch_db_regs;
42dbaa5a
JK
411 unsigned long db[KVM_NR_DB_REGS];
412 unsigned long dr6;
413 unsigned long dr7;
414 unsigned long eff_db[KVM_NR_DB_REGS];
890ca9ae
HY
415
416 u64 mcg_cap;
417 u64 mcg_status;
418 u64 mcg_ctl;
419 u64 *mce_banks;
94fe45da
JK
420
421 /* used for guest single stepping over the given code position */
94fe45da 422 unsigned long singlestep_rip;
f92653ee 423
10388a07
GN
424 /* fields used by HYPER-V emulation */
425 u64 hv_vapic;
f5f48ee1
SY
426
427 cpumask_var_t wbinvd_dirty_mask;
af585b92
GN
428
429 struct {
430 bool halted;
431 gfn_t gfns[roundup_pow_of_two(ASYNC_PF_PER_VCPU)];
344d9588
GN
432 struct gfn_to_hva_cache data;
433 u64 msr_val;
7c90705b 434 u32 id;
6adba527 435 bool send_user_only;
af585b92 436 } apf;
34c16eec
ZX
437};
438
fef9cce0 439struct kvm_arch {
49d5ca26 440 unsigned int n_used_mmu_pages;
f05e70ac 441 unsigned int n_requested_mmu_pages;
39de71ec 442 unsigned int n_max_mmu_pages;
08e850c6 443 atomic_t invlpg_counter;
f05e70ac
ZX
444 struct hlist_head mmu_page_hash[KVM_NUM_MMU_PAGES];
445 /*
446 * Hash table of struct kvm_mmu_page.
447 */
448 struct list_head active_mmu_pages;
4d5c5d0f 449 struct list_head assigned_dev_head;
19de40a8 450 struct iommu_domain *iommu_domain;
522c68c4 451 int iommu_flags;
d7deeeb0
ZX
452 struct kvm_pic *vpic;
453 struct kvm_ioapic *vioapic;
7837699f 454 struct kvm_pit *vpit;
cc6e462c 455 int vapics_in_nmi_mode;
bfc6d222 456
bfc6d222
ZX
457 unsigned int tss_addr;
458 struct page *apic_access_page;
18068523
GOC
459
460 gpa_t wall_clock;
b7ebfb05
SY
461
462 struct page *ept_identity_pagetable;
463 bool ept_identity_pagetable_done;
b927a3ce 464 gpa_t ept_identity_map_addr;
5550af4d
SY
465
466 unsigned long irq_sources_bitmap;
afbcf7ab 467 s64 kvmclock_offset;
038f8c11 468 raw_spinlock_t tsc_write_lock;
f38e098f
ZA
469 u64 last_tsc_nsec;
470 u64 last_tsc_offset;
471 u64 last_tsc_write;
ffde22ac
ES
472
473 struct kvm_xen_hvm_config xen_hvm_config;
55cd8e5a
GN
474
475 /* fields used by HYPER-V emulation */
476 u64 hv_guest_os_id;
477 u64 hv_hypercall;
b034cf01
XG
478
479 #ifdef CONFIG_KVM_MMU_AUDIT
480 int audit_point;
481 #endif
d69fb81f
ZX
482};
483
0711456c
ZX
484struct kvm_vm_stat {
485 u32 mmu_shadow_zapped;
486 u32 mmu_pte_write;
487 u32 mmu_pte_updated;
488 u32 mmu_pde_zapped;
489 u32 mmu_flooded;
490 u32 mmu_recycled;
dfc5aa00 491 u32 mmu_cache_miss;
4731d4c7 492 u32 mmu_unsync;
0711456c 493 u32 remote_tlb_flush;
05da4558 494 u32 lpages;
0711456c
ZX
495};
496
77b4c255
ZX
497struct kvm_vcpu_stat {
498 u32 pf_fixed;
499 u32 pf_guest;
500 u32 tlb_flush;
501 u32 invlpg;
502
503 u32 exits;
504 u32 io_exits;
505 u32 mmio_exits;
506 u32 signal_exits;
507 u32 irq_window_exits;
f08864b4 508 u32 nmi_window_exits;
77b4c255
ZX
509 u32 halt_exits;
510 u32 halt_wakeup;
511 u32 request_irq_exits;
512 u32 irq_exits;
513 u32 host_state_reload;
514 u32 efer_reload;
515 u32 fpu_reload;
516 u32 insn_emulation;
517 u32 insn_emulation_fail;
f11c3a8d 518 u32 hypercalls;
fa89a817 519 u32 irq_injections;
c4abb7c9 520 u32 nmi_injections;
77b4c255 521};
ad312c7c 522
8a76d7f2
JR
523struct x86_instruction_info;
524
ea4a5ff8
ZX
525struct kvm_x86_ops {
526 int (*cpu_has_kvm_support)(void); /* __init */
527 int (*disabled_by_bios)(void); /* __init */
10474ae8 528 int (*hardware_enable)(void *dummy);
ea4a5ff8
ZX
529 void (*hardware_disable)(void *dummy);
530 void (*check_processor_compatibility)(void *rtn);
531 int (*hardware_setup)(void); /* __init */
532 void (*hardware_unsetup)(void); /* __exit */
774ead3a 533 bool (*cpu_has_accelerated_tpr)(void);
0e851880 534 void (*cpuid_update)(struct kvm_vcpu *vcpu);
ea4a5ff8
ZX
535
536 /* Create, but do not attach this VCPU */
537 struct kvm_vcpu *(*vcpu_create)(struct kvm *kvm, unsigned id);
538 void (*vcpu_free)(struct kvm_vcpu *vcpu);
539 int (*vcpu_reset)(struct kvm_vcpu *vcpu);
540
541 void (*prepare_guest_switch)(struct kvm_vcpu *vcpu);
542 void (*vcpu_load)(struct kvm_vcpu *vcpu, int cpu);
543 void (*vcpu_put)(struct kvm_vcpu *vcpu);
ea4a5ff8 544
355be0b9
JK
545 void (*set_guest_debug)(struct kvm_vcpu *vcpu,
546 struct kvm_guest_debug *dbg);
ea4a5ff8
ZX
547 int (*get_msr)(struct kvm_vcpu *vcpu, u32 msr_index, u64 *pdata);
548 int (*set_msr)(struct kvm_vcpu *vcpu, u32 msr_index, u64 data);
549 u64 (*get_segment_base)(struct kvm_vcpu *vcpu, int seg);
550 void (*get_segment)(struct kvm_vcpu *vcpu,
551 struct kvm_segment *var, int seg);
2e4d2653 552 int (*get_cpl)(struct kvm_vcpu *vcpu);
ea4a5ff8
ZX
553 void (*set_segment)(struct kvm_vcpu *vcpu,
554 struct kvm_segment *var, int seg);
555 void (*get_cs_db_l_bits)(struct kvm_vcpu *vcpu, int *db, int *l);
e8467fda 556 void (*decache_cr0_guest_bits)(struct kvm_vcpu *vcpu);
aff48baa 557 void (*decache_cr3)(struct kvm_vcpu *vcpu);
ea4a5ff8
ZX
558 void (*decache_cr4_guest_bits)(struct kvm_vcpu *vcpu);
559 void (*set_cr0)(struct kvm_vcpu *vcpu, unsigned long cr0);
560 void (*set_cr3)(struct kvm_vcpu *vcpu, unsigned long cr3);
561 void (*set_cr4)(struct kvm_vcpu *vcpu, unsigned long cr4);
562 void (*set_efer)(struct kvm_vcpu *vcpu, u64 efer);
89a27f4d
GN
563 void (*get_idt)(struct kvm_vcpu *vcpu, struct desc_ptr *dt);
564 void (*set_idt)(struct kvm_vcpu *vcpu, struct desc_ptr *dt);
565 void (*get_gdt)(struct kvm_vcpu *vcpu, struct desc_ptr *dt);
566 void (*set_gdt)(struct kvm_vcpu *vcpu, struct desc_ptr *dt);
020df079 567 void (*set_dr7)(struct kvm_vcpu *vcpu, unsigned long value);
5fdbf976 568 void (*cache_reg)(struct kvm_vcpu *vcpu, enum kvm_reg reg);
ea4a5ff8
ZX
569 unsigned long (*get_rflags)(struct kvm_vcpu *vcpu);
570 void (*set_rflags)(struct kvm_vcpu *vcpu, unsigned long rflags);
6b52d186 571 void (*fpu_activate)(struct kvm_vcpu *vcpu);
02daab21 572 void (*fpu_deactivate)(struct kvm_vcpu *vcpu);
ea4a5ff8
ZX
573
574 void (*tlb_flush)(struct kvm_vcpu *vcpu);
ea4a5ff8 575
851ba692
AK
576 void (*run)(struct kvm_vcpu *vcpu);
577 int (*handle_exit)(struct kvm_vcpu *vcpu);
ea4a5ff8 578 void (*skip_emulated_instruction)(struct kvm_vcpu *vcpu);
2809f5d2
GC
579 void (*set_interrupt_shadow)(struct kvm_vcpu *vcpu, int mask);
580 u32 (*get_interrupt_shadow)(struct kvm_vcpu *vcpu, int mask);
ea4a5ff8
ZX
581 void (*patch_hypercall)(struct kvm_vcpu *vcpu,
582 unsigned char *hypercall_addr);
66fd3f7f 583 void (*set_irq)(struct kvm_vcpu *vcpu);
95ba8273 584 void (*set_nmi)(struct kvm_vcpu *vcpu);
298101da 585 void (*queue_exception)(struct kvm_vcpu *vcpu, unsigned nr,
ce7ddec4
JR
586 bool has_error_code, u32 error_code,
587 bool reinject);
b463a6f7 588 void (*cancel_injection)(struct kvm_vcpu *vcpu);
78646121 589 int (*interrupt_allowed)(struct kvm_vcpu *vcpu);
95ba8273 590 int (*nmi_allowed)(struct kvm_vcpu *vcpu);
3cfc3092
JK
591 bool (*get_nmi_mask)(struct kvm_vcpu *vcpu);
592 void (*set_nmi_mask)(struct kvm_vcpu *vcpu, bool masked);
95ba8273
GN
593 void (*enable_nmi_window)(struct kvm_vcpu *vcpu);
594 void (*enable_irq_window)(struct kvm_vcpu *vcpu);
595 void (*update_cr8_intercept)(struct kvm_vcpu *vcpu, int tpr, int irr);
ea4a5ff8 596 int (*set_tss_addr)(struct kvm *kvm, unsigned int addr);
67253af5 597 int (*get_tdp_level)(void);
4b12f0de 598 u64 (*get_mt_mask)(struct kvm_vcpu *vcpu, gfn_t gfn, bool is_mmio);
17cc3935 599 int (*get_lpage_level)(void);
4e47c7a6 600 bool (*rdtscp_supported)(void);
e48672fa 601 void (*adjust_tsc_offset)(struct kvm_vcpu *vcpu, s64 adjustment);
344f414f 602
1c97f0a0
JR
603 void (*set_tdp_cr3)(struct kvm_vcpu *vcpu, unsigned long cr3);
604
d4330ef2
JR
605 void (*set_supported_cpuid)(u32 func, struct kvm_cpuid_entry2 *entry);
606
f5f48ee1
SY
607 bool (*has_wbinvd_exit)(void);
608
4051b188 609 void (*set_tsc_khz)(struct kvm_vcpu *vcpu, u32 user_tsc_khz);
99e3e30a
ZA
610 void (*write_tsc_offset)(struct kvm_vcpu *vcpu, u64 offset);
611
857e4099
JR
612 u64 (*compute_tsc_offset)(struct kvm_vcpu *vcpu, u64 target_tsc);
613
586f9607 614 void (*get_exit_info)(struct kvm_vcpu *vcpu, u64 *info1, u64 *info2);
8a76d7f2
JR
615
616 int (*check_intercept)(struct kvm_vcpu *vcpu,
617 struct x86_instruction_info *info,
618 enum x86_intercept_stage stage);
619
229456fc 620 const struct trace_print_flags *exit_reasons_str;
ea4a5ff8
ZX
621};
622
af585b92 623struct kvm_arch_async_pf {
7c90705b 624 u32 token;
af585b92 625 gfn_t gfn;
fb67e14f 626 unsigned long cr3;
c4806acd 627 bool direct_map;
af585b92
GN
628};
629
97896d04
ZX
630extern struct kvm_x86_ops *kvm_x86_ops;
631
54f1585a
ZX
632int kvm_mmu_module_init(void);
633void kvm_mmu_module_exit(void);
634
635void kvm_mmu_destroy(struct kvm_vcpu *vcpu);
636int kvm_mmu_create(struct kvm_vcpu *vcpu);
637int kvm_mmu_setup(struct kvm_vcpu *vcpu);
638void kvm_mmu_set_nonpresent_ptes(u64 trap_pte, u64 notrap_pte);
7b52345e 639void kvm_mmu_set_mask_ptes(u64 user_mask, u64 accessed_mask,
4b12f0de 640 u64 dirty_mask, u64 nx_mask, u64 x_mask);
54f1585a
ZX
641
642int kvm_mmu_reset_context(struct kvm_vcpu *vcpu);
643void kvm_mmu_slot_remove_write_access(struct kvm *kvm, int slot);
644void kvm_mmu_zap_all(struct kvm *kvm);
3ad82a7e 645unsigned int kvm_mmu_calculate_mmu_pages(struct kvm *kvm);
54f1585a
ZX
646void kvm_mmu_change_mmu_pages(struct kvm *kvm, unsigned int kvm_nr_mmu_pages);
647
ff03a073 648int load_pdptrs(struct kvm_vcpu *vcpu, struct kvm_mmu *mmu, unsigned long cr3);
cc4b6871 649
3200f405 650int emulator_write_phys(struct kvm_vcpu *vcpu, gpa_t gpa,
9f811285 651 const void *val, int bytes);
2f333bcb
MT
652int kvm_pv_mmu_op(struct kvm_vcpu *vcpu, unsigned long bytes,
653 gpa_t addr, unsigned long *ret);
4b12f0de 654u8 kvm_get_guest_memory_type(struct kvm_vcpu *vcpu, gfn_t gfn);
2f333bcb
MT
655
656extern bool tdp_enabled;
9f811285 657
92a1f12d
JR
658/* control of guest tsc rate supported? */
659extern bool kvm_has_tsc_control;
660/* minimum supported tsc_khz for guests */
661extern u32 kvm_min_guest_tsc_khz;
662/* maximum supported tsc_khz for guests */
663extern u32 kvm_max_guest_tsc_khz;
664
54f1585a
ZX
665enum emulation_result {
666 EMULATE_DONE, /* no further processing */
667 EMULATE_DO_MMIO, /* kvm_run filled with mmio request */
668 EMULATE_FAIL, /* can't emulate this instruction */
669};
670
571008da
SY
671#define EMULTYPE_NO_DECODE (1 << 0)
672#define EMULTYPE_TRAP_UD (1 << 1)
ba8afb6b 673#define EMULTYPE_SKIP (1 << 2)
dc25e89e
AP
674int x86_emulate_instruction(struct kvm_vcpu *vcpu, unsigned long cr2,
675 int emulation_type, void *insn, int insn_len);
51d8b661
AP
676
677static inline int emulate_instruction(struct kvm_vcpu *vcpu,
678 int emulation_type)
679{
dc25e89e 680 return x86_emulate_instruction(vcpu, 0, emulation_type, NULL, 0);
51d8b661
AP
681}
682
54f1585a
ZX
683void realmode_lgdt(struct kvm_vcpu *vcpu, u16 size, unsigned long address);
684void realmode_lidt(struct kvm_vcpu *vcpu, u16 size, unsigned long address);
54f1585a 685
f2b4b7dd 686void kvm_enable_efer_bits(u64);
54f1585a
ZX
687int kvm_get_msr(struct kvm_vcpu *vcpu, u32 msr_index, u64 *data);
688int kvm_set_msr(struct kvm_vcpu *vcpu, u32 msr_index, u64 data);
689
690struct x86_emulate_ctxt;
691
cf8f70bf 692int kvm_fast_pio_out(struct kvm_vcpu *vcpu, int size, unsigned short port);
54f1585a
ZX
693void kvm_emulate_cpuid(struct kvm_vcpu *vcpu);
694int kvm_emulate_halt(struct kvm_vcpu *vcpu);
695int emulate_invlpg(struct kvm_vcpu *vcpu, gva_t address);
696int emulate_clts(struct kvm_vcpu *vcpu);
f5f48ee1 697int kvm_emulate_wbinvd(struct kvm_vcpu *vcpu);
54f1585a 698
3e6e0aab 699void kvm_get_segment(struct kvm_vcpu *vcpu, struct kvm_segment *var, int seg);
c697518a 700int kvm_load_segment_descriptor(struct kvm_vcpu *vcpu, u16 selector, int seg);
3e6e0aab 701
e269fb21
JK
702int kvm_task_switch(struct kvm_vcpu *vcpu, u16 tss_selector, int reason,
703 bool has_error_code, u32 error_code);
37817f29 704
49a9b07e 705int kvm_set_cr0(struct kvm_vcpu *vcpu, unsigned long cr0);
2390218b 706int kvm_set_cr3(struct kvm_vcpu *vcpu, unsigned long cr3);
a83b29c6 707int kvm_set_cr4(struct kvm_vcpu *vcpu, unsigned long cr4);
eea1cff9 708int kvm_set_cr8(struct kvm_vcpu *vcpu, unsigned long cr8);
020df079
GN
709int kvm_set_dr(struct kvm_vcpu *vcpu, int dr, unsigned long val);
710int kvm_get_dr(struct kvm_vcpu *vcpu, int dr, unsigned long *val);
2d3ad1f4
AK
711unsigned long kvm_get_cr8(struct kvm_vcpu *vcpu);
712void kvm_lmsw(struct kvm_vcpu *vcpu, unsigned long msw);
54f1585a 713void kvm_get_cs_db_l_bits(struct kvm_vcpu *vcpu, int *db, int *l);
2acf923e 714int kvm_set_xcr(struct kvm_vcpu *vcpu, u32 index, u64 xcr);
54f1585a
ZX
715
716int kvm_get_msr_common(struct kvm_vcpu *vcpu, u32 msr, u64 *pdata);
717int kvm_set_msr_common(struct kvm_vcpu *vcpu, u32 msr, u64 data);
718
91586a3b
JK
719unsigned long kvm_get_rflags(struct kvm_vcpu *vcpu);
720void kvm_set_rflags(struct kvm_vcpu *vcpu, unsigned long rflags);
721
298101da
AK
722void kvm_queue_exception(struct kvm_vcpu *vcpu, unsigned nr);
723void kvm_queue_exception_e(struct kvm_vcpu *vcpu, unsigned nr, u32 error_code);
ce7ddec4
JR
724void kvm_requeue_exception(struct kvm_vcpu *vcpu, unsigned nr);
725void kvm_requeue_exception_e(struct kvm_vcpu *vcpu, unsigned nr, u32 error_code);
6389ee94 726void kvm_inject_page_fault(struct kvm_vcpu *vcpu, struct x86_exception *fault);
ec92fe44
JR
727int kvm_read_guest_page_mmu(struct kvm_vcpu *vcpu, struct kvm_mmu *mmu,
728 gfn_t gfn, void *data, int offset, int len,
729 u32 access);
6389ee94 730void kvm_propagate_fault(struct kvm_vcpu *vcpu, struct x86_exception *fault);
0a79b009 731bool kvm_require_cpl(struct kvm_vcpu *vcpu, int required_cpl);
298101da 732
4925663a 733int kvm_pic_set_irq(void *opaque, int irq, int level);
3de42dc0 734
3419ffc8
SY
735void kvm_inject_nmi(struct kvm_vcpu *vcpu);
736
10ab25cd 737int fx_init(struct kvm_vcpu *vcpu);
54f1585a 738
d835dfec 739void kvm_mmu_flush_tlb(struct kvm_vcpu *vcpu);
54f1585a 740void kvm_mmu_pte_write(struct kvm_vcpu *vcpu, gpa_t gpa,
ad218f85
MT
741 const u8 *new, int bytes,
742 bool guest_initiated);
54f1585a
ZX
743int kvm_mmu_unprotect_page_virt(struct kvm_vcpu *vcpu, gva_t gva);
744void __kvm_mmu_free_some_pages(struct kvm_vcpu *vcpu);
745int kvm_mmu_load(struct kvm_vcpu *vcpu);
746void kvm_mmu_unload(struct kvm_vcpu *vcpu);
0ba73cda 747void kvm_mmu_sync_roots(struct kvm_vcpu *vcpu);
ab9ae313
AK
748gpa_t kvm_mmu_gva_to_gpa_read(struct kvm_vcpu *vcpu, gva_t gva,
749 struct x86_exception *exception);
750gpa_t kvm_mmu_gva_to_gpa_fetch(struct kvm_vcpu *vcpu, gva_t gva,
751 struct x86_exception *exception);
752gpa_t kvm_mmu_gva_to_gpa_write(struct kvm_vcpu *vcpu, gva_t gva,
753 struct x86_exception *exception);
754gpa_t kvm_mmu_gva_to_gpa_system(struct kvm_vcpu *vcpu, gva_t gva,
755 struct x86_exception *exception);
54f1585a
ZX
756
757int kvm_emulate_hypercall(struct kvm_vcpu *vcpu);
758
759int kvm_fix_hypercall(struct kvm_vcpu *vcpu);
760
dc25e89e
AP
761int kvm_mmu_page_fault(struct kvm_vcpu *vcpu, gva_t gva, u32 error_code,
762 void *insn, int insn_len);
a7052897 763void kvm_mmu_invlpg(struct kvm_vcpu *vcpu, gva_t gva);
34c16eec 764
18552672 765void kvm_enable_tdp(void);
5f4cb662 766void kvm_disable_tdp(void);
18552672 767
de7d789a 768int complete_pio(struct kvm_vcpu *vcpu);
f850e2e6 769bool kvm_check_iopl(struct kvm_vcpu *vcpu);
ec6d273d
ZX
770
771static inline struct kvm_mmu_page *page_header(hpa_t shadow_page)
772{
773 struct page *page = pfn_to_page(shadow_page >> PAGE_SHIFT);
774
775 return (struct kvm_mmu_page *)page_private(page);
776}
777
d6e88aec 778static inline u16 kvm_read_ldt(void)
ec6d273d
ZX
779{
780 u16 ldt;
781 asm("sldt %0" : "=g"(ldt));
782 return ldt;
783}
784
d6e88aec 785static inline void kvm_load_ldt(u16 sel)
ec6d273d
ZX
786{
787 asm("lldt %0" : : "rm"(sel));
788}
ec6d273d 789
ec6d273d
ZX
790#ifdef CONFIG_X86_64
791static inline unsigned long read_msr(unsigned long msr)
792{
793 u64 value;
794
795 rdmsrl(msr, value);
796 return value;
797}
798#endif
799
ec6d273d
ZX
800static inline u32 get_rdx_init_val(void)
801{
802 return 0x600; /* P6 family */
803}
804
c1a5d4f9
AK
805static inline void kvm_inject_gp(struct kvm_vcpu *vcpu, u32 error_code)
806{
807 kvm_queue_exception_e(vcpu, GP_VECTOR, error_code);
808}
809
ec6d273d
ZX
810#define TSS_IOPB_BASE_OFFSET 0x66
811#define TSS_BASE_SIZE 0x68
812#define TSS_IOPB_SIZE (65536 / 8)
813#define TSS_REDIRECTION_SIZE (256 / 8)
7d76b4d3
JP
814#define RMODE_TSS_SIZE \
815 (TSS_BASE_SIZE + TSS_REDIRECTION_SIZE + TSS_IOPB_SIZE + 1)
53e0aa7b 816
37817f29
IE
817enum {
818 TASK_SWITCH_CALL = 0,
819 TASK_SWITCH_IRET = 1,
820 TASK_SWITCH_JMP = 2,
821 TASK_SWITCH_GATE = 3,
822};
823
1371d904 824#define HF_GIF_MASK (1 << 0)
3d6368ef
AG
825#define HF_HIF_MASK (1 << 1)
826#define HF_VINTR_MASK (1 << 2)
95ba8273 827#define HF_NMI_MASK (1 << 3)
44c11430 828#define HF_IRET_MASK (1 << 4)
ec9e60b2 829#define HF_GUEST_MASK (1 << 5) /* VCPU is in guest-mode */
1371d904 830
4ecac3fd
AK
831/*
832 * Hardware virtualization extension instructions may fault if a
833 * reboot turns off virtualization while processes are running.
834 * Trap the fault and ignore the instruction if that happens.
835 */
b7c4145b
AK
836asmlinkage void kvm_spurious_fault(void);
837extern bool kvm_rebooting;
4ecac3fd
AK
838
839#define __kvm_handle_fault_on_reboot(insn) \
840 "666: " insn "\n\t" \
b7c4145b 841 "668: \n\t" \
18b13e54 842 ".pushsection .fixup, \"ax\" \n" \
4ecac3fd 843 "667: \n\t" \
b7c4145b
AK
844 "cmpb $0, kvm_rebooting \n\t" \
845 "jne 668b \n\t" \
8ceed347 846 __ASM_SIZE(push) " $666b \n\t" \
b7c4145b 847 "call kvm_spurious_fault \n\t" \
4ecac3fd
AK
848 ".popsection \n\t" \
849 ".pushsection __ex_table, \"a\" \n\t" \
8ceed347 850 _ASM_PTR " 666b, 667b \n\t" \
4ecac3fd
AK
851 ".popsection"
852
e930bffe
AA
853#define KVM_ARCH_WANT_MMU_NOTIFIER
854int kvm_unmap_hva(struct kvm *kvm, unsigned long hva);
855int kvm_age_hva(struct kvm *kvm, unsigned long hva);
8ee53820 856int kvm_test_age_hva(struct kvm *kvm, unsigned long hva);
3da0dd43 857void kvm_set_spte_hva(struct kvm *kvm, unsigned long hva, pte_t pte);
82725b20 858int cpuid_maxphyaddr(struct kvm_vcpu *vcpu);
a1b37100
GN
859int kvm_cpu_has_interrupt(struct kvm_vcpu *vcpu);
860int kvm_arch_interrupt_allowed(struct kvm_vcpu *vcpu);
0b71785d 861int kvm_cpu_get_interrupt(struct kvm_vcpu *v);
e930bffe 862
18863bdd 863void kvm_define_shared_msr(unsigned index, u32 msr);
d5696725 864void kvm_set_shared_msr(unsigned index, u64 val, u64 mask);
18863bdd 865
f92653ee
JK
866bool kvm_is_linear_rip(struct kvm_vcpu *vcpu, unsigned long linear_rip);
867
af585b92
GN
868void kvm_arch_async_page_not_present(struct kvm_vcpu *vcpu,
869 struct kvm_async_pf *work);
870void kvm_arch_async_page_present(struct kvm_vcpu *vcpu,
871 struct kvm_async_pf *work);
56028d08
GN
872void kvm_arch_async_page_ready(struct kvm_vcpu *vcpu,
873 struct kvm_async_pf *work);
7c90705b 874bool kvm_arch_can_inject_async_page_present(struct kvm_vcpu *vcpu);
af585b92
GN
875extern bool kvm_find_async_pf_gfn(struct kvm_vcpu *vcpu, gfn_t gfn);
876
db8fcefa
AP
877void kvm_complete_insn_gp(struct kvm_vcpu *vcpu, int err);
878
1965aae3 879#endif /* _ASM_X86_KVM_HOST_H */