]> git.proxmox.com Git - mirror_ubuntu-bionic-kernel.git/blame - arch/x86/include/asm/kvm_host.h
x86: TSC deadline definitions
[mirror_ubuntu-bionic-kernel.git] / arch / x86 / include / asm / kvm_host.h
CommitLineData
a656c8ef 1/*
043405e1
CO
2 * Kernel-based Virtual Machine driver for Linux
3 *
4 * This header defines architecture specific interfaces, x86 version
5 *
6 * This work is licensed under the terms of the GNU GPL, version 2. See
7 * the COPYING file in the top-level directory.
8 *
9 */
10
1965aae3
PA
11#ifndef _ASM_X86_KVM_HOST_H
12#define _ASM_X86_KVM_HOST_H
043405e1 13
34c16eec
ZX
14#include <linux/types.h>
15#include <linux/mm.h>
e930bffe 16#include <linux/mmu_notifier.h>
229456fc 17#include <linux/tracepoint.h>
f5f48ee1 18#include <linux/cpumask.h>
34c16eec
ZX
19
20#include <linux/kvm.h>
21#include <linux/kvm_para.h>
edf88417 22#include <linux/kvm_types.h>
34c16eec 23
50d0a0f9 24#include <asm/pvclock-abi.h>
e01a1b57 25#include <asm/desc.h>
0bed3b56 26#include <asm/mtrr.h>
9962d032 27#include <asm/msr-index.h>
e01a1b57 28
8c3ba334
SL
29#define KVM_MAX_VCPUS 254
30#define KVM_SOFT_MAX_VCPUS 64
69a9f69b
AK
31#define KVM_MEMORY_SLOTS 32
32/* memory slots that does not exposed to userspace */
33#define KVM_PRIVATE_MEM_SLOTS 4
cef4dea0 34#define KVM_MMIO_SIZE 16
69a9f69b
AK
35
36#define KVM_PIO_PAGE_OFFSET 1
542472b5 37#define KVM_COALESCED_MMIO_PAGE_OFFSET 2
69a9f69b 38
cfec82cb
JR
39#define CR0_RESERVED_BITS \
40 (~(unsigned long)(X86_CR0_PE | X86_CR0_MP | X86_CR0_EM | X86_CR0_TS \
41 | X86_CR0_ET | X86_CR0_NE | X86_CR0_WP | X86_CR0_AM \
42 | X86_CR0_NW | X86_CR0_CD | X86_CR0_PG))
43
cd6e8f87
ZX
44#define CR3_PAE_RESERVED_BITS ((X86_CR3_PWT | X86_CR3_PCD) - 1)
45#define CR3_NONPAE_RESERVED_BITS ((PAGE_SIZE-1) & ~(X86_CR3_PWT | X86_CR3_PCD))
7d76b4d3
JP
46#define CR3_L_MODE_RESERVED_BITS (CR3_NONPAE_RESERVED_BITS | \
47 0xFFFFFF0000000000ULL)
cfec82cb
JR
48#define CR4_RESERVED_BITS \
49 (~(unsigned long)(X86_CR4_VME | X86_CR4_PVI | X86_CR4_TSD | X86_CR4_DE\
50 | X86_CR4_PSE | X86_CR4_PAE | X86_CR4_MCE \
51 | X86_CR4_PGE | X86_CR4_PCE | X86_CR4_OSFXSR \
d9c3476d 52 | X86_CR4_OSXSAVE | X86_CR4_SMEP | X86_CR4_RDWRGSFS \
cfec82cb
JR
53 | X86_CR4_OSXMMEXCPT | X86_CR4_VMXE))
54
55#define CR8_RESERVED_BITS (~(unsigned long)X86_CR8_TPR)
56
57
cd6e8f87 58
cd6e8f87 59#define INVALID_PAGE (~(hpa_t)0)
dd180b3e
XG
60#define VALID_PAGE(x) ((x) != INVALID_PAGE)
61
cd6e8f87
ZX
62#define UNMAPPED_GVA (~(gpa_t)0)
63
ec04b260 64/* KVM Hugepage definitions for x86 */
04326caa 65#define KVM_NR_PAGE_SIZES 3
82855413
JR
66#define KVM_HPAGE_GFN_SHIFT(x) (((x) - 1) * 9)
67#define KVM_HPAGE_SHIFT(x) (PAGE_SHIFT + KVM_HPAGE_GFN_SHIFT(x))
ec04b260
JR
68#define KVM_HPAGE_SIZE(x) (1UL << KVM_HPAGE_SHIFT(x))
69#define KVM_HPAGE_MASK(x) (~(KVM_HPAGE_SIZE(x) - 1))
70#define KVM_PAGES_PER_HPAGE(x) (KVM_HPAGE_SIZE(x) / PAGE_SIZE)
05da4558 71
cd6e8f87 72#define DE_VECTOR 0
19bd8afd 73#define DB_VECTOR 1
77ab6db0
JK
74#define BP_VECTOR 3
75#define OF_VECTOR 4
76#define BR_VECTOR 5
cd6e8f87
ZX
77#define UD_VECTOR 6
78#define NM_VECTOR 7
79#define DF_VECTOR 8
80#define TS_VECTOR 10
81#define NP_VECTOR 11
82#define SS_VECTOR 12
83#define GP_VECTOR 13
84#define PF_VECTOR 14
77ab6db0 85#define MF_VECTOR 16
53371b50 86#define MC_VECTOR 18
cd6e8f87
ZX
87
88#define SELECTOR_TI_MASK (1 << 2)
89#define SELECTOR_RPL_MASK 0x03
90
91#define IOPL_SHIFT 12
92
d657a98e
ZX
93#define KVM_PERMILLE_MMU_PAGES 20
94#define KVM_MIN_ALLOC_MMU_PAGES 64
1ae0a13d
DE
95#define KVM_MMU_HASH_SHIFT 10
96#define KVM_NUM_MMU_PAGES (1 << KVM_MMU_HASH_SHIFT)
d657a98e
ZX
97#define KVM_MIN_FREE_MMU_PAGES 5
98#define KVM_REFILL_PAGES 25
73c1160c 99#define KVM_MAX_CPUID_ENTRIES 80
0bed3b56 100#define KVM_NR_FIXED_MTRR_REGION 88
9ba075a6 101#define KVM_NR_VAR_MTRR 8
d657a98e 102
af585b92
GN
103#define ASYNC_PF_PER_VCPU 64
104
e935b837 105extern raw_spinlock_t kvm_lock;
e9b11c17
ZX
106extern struct list_head vm_list;
107
d657a98e
ZX
108struct kvm_vcpu;
109struct kvm;
af585b92 110struct kvm_async_pf;
d657a98e 111
5fdbf976 112enum kvm_reg {
2b3ccfa0
ZX
113 VCPU_REGS_RAX = 0,
114 VCPU_REGS_RCX = 1,
115 VCPU_REGS_RDX = 2,
116 VCPU_REGS_RBX = 3,
117 VCPU_REGS_RSP = 4,
118 VCPU_REGS_RBP = 5,
119 VCPU_REGS_RSI = 6,
120 VCPU_REGS_RDI = 7,
121#ifdef CONFIG_X86_64
122 VCPU_REGS_R8 = 8,
123 VCPU_REGS_R9 = 9,
124 VCPU_REGS_R10 = 10,
125 VCPU_REGS_R11 = 11,
126 VCPU_REGS_R12 = 12,
127 VCPU_REGS_R13 = 13,
128 VCPU_REGS_R14 = 14,
129 VCPU_REGS_R15 = 15,
130#endif
5fdbf976 131 VCPU_REGS_RIP,
2b3ccfa0
ZX
132 NR_VCPU_REGS
133};
134
6de4f3ad
AK
135enum kvm_reg_ex {
136 VCPU_EXREG_PDPTR = NR_VCPU_REGS,
aff48baa 137 VCPU_EXREG_CR3,
6de12732 138 VCPU_EXREG_RFLAGS,
69c73028 139 VCPU_EXREG_CPL,
2fb92db1 140 VCPU_EXREG_SEGMENTS,
6de4f3ad
AK
141};
142
2b3ccfa0 143enum {
81609e3e 144 VCPU_SREG_ES,
2b3ccfa0 145 VCPU_SREG_CS,
81609e3e 146 VCPU_SREG_SS,
2b3ccfa0 147 VCPU_SREG_DS,
2b3ccfa0
ZX
148 VCPU_SREG_FS,
149 VCPU_SREG_GS,
2b3ccfa0
ZX
150 VCPU_SREG_TR,
151 VCPU_SREG_LDTR,
152};
153
56e82318 154#include <asm/kvm_emulate.h>
2b3ccfa0 155
d657a98e
ZX
156#define KVM_NR_MEM_OBJS 40
157
42dbaa5a
JK
158#define KVM_NR_DB_REGS 4
159
160#define DR6_BD (1 << 13)
161#define DR6_BS (1 << 14)
162#define DR6_FIXED_1 0xffff0ff0
163#define DR6_VOLATILE 0x0000e00f
164
165#define DR7_BP_EN_MASK 0x000000ff
166#define DR7_GE (1 << 9)
167#define DR7_GD (1 << 13)
168#define DR7_FIXED_1 0x00000400
169#define DR7_VOLATILE 0xffff23ff
170
d657a98e
ZX
171/*
172 * We don't want allocation failures within the mmu code, so we preallocate
173 * enough memory for a single page fault in a cache.
174 */
175struct kvm_mmu_memory_cache {
176 int nobjs;
177 void *objects[KVM_NR_MEM_OBJS];
178};
179
180#define NR_PTE_CHAIN_ENTRIES 5
181
182struct kvm_pte_chain {
183 u64 *parent_ptes[NR_PTE_CHAIN_ENTRIES];
184 struct hlist_node link;
185};
186
187/*
188 * kvm_mmu_page_role, below, is defined as:
189 *
190 * bits 0:3 - total guest paging levels (2-4, or zero for real mode)
191 * bits 4:7 - page table level for this shadow (1-4)
192 * bits 8:9 - page table quadrant for 2-level guests
f6e2c02b
AK
193 * bit 16 - direct mapping of virtual to physical mapping at gfn
194 * used for real mode and two-dimensional paging
d657a98e
ZX
195 * bits 17:19 - common access permissions for all ptes in this shadow page
196 */
197union kvm_mmu_page_role {
198 unsigned word;
199 struct {
7d76b4d3 200 unsigned level:4;
5b7e0102 201 unsigned cr4_pae:1;
7d76b4d3
JP
202 unsigned quadrant:2;
203 unsigned pad_for_nice_hex_output:6;
f6e2c02b 204 unsigned direct:1;
7d76b4d3 205 unsigned access:3;
2e53d63a 206 unsigned invalid:1;
9645bb56 207 unsigned nxe:1;
3dbe1415 208 unsigned cr0_wp:1;
411c588d 209 unsigned smep_andnot_wp:1;
d657a98e
ZX
210 };
211};
212
213struct kvm_mmu_page {
214 struct list_head link;
215 struct hlist_node hash_link;
216
217 /*
218 * The following two entries are used to key the shadow page in the
219 * hash table.
220 */
221 gfn_t gfn;
222 union kvm_mmu_page_role role;
223
224 u64 *spt;
225 /* hold the gfn of each spte inside spt */
226 gfn_t *gfns;
291f26bc
SY
227 /*
228 * One bit set per slot which has memory
229 * in this shadow page.
230 */
231 DECLARE_BITMAP(slot_bitmap, KVM_MEMORY_SLOTS + KVM_PRIVATE_MEM_SLOTS);
4731d4c7 232 bool unsync;
0571d366 233 int root_count; /* Currently serving as active root */
60c8aec6 234 unsigned int unsync_children;
67052b35 235 unsigned long parent_ptes; /* Reverse mapping for parent_pte */
0074ff63 236 DECLARE_BITMAP(unsync_child_bitmap, 512);
c2a2ac2b
XG
237
238#ifdef CONFIG_X86_32
239 int clear_spte_count;
240#endif
241
242 struct rcu_head rcu;
d657a98e
ZX
243};
244
6ad18fba
DH
245struct kvm_pv_mmu_op_buffer {
246 void *ptr;
247 unsigned len;
248 unsigned processed;
249 char buf[512] __aligned(sizeof(long));
250};
251
1c08364c
AK
252struct kvm_pio_request {
253 unsigned long count;
1c08364c
AK
254 int in;
255 int port;
256 int size;
1c08364c
AK
257};
258
d657a98e
ZX
259/*
260 * x86 supports 3 paging modes (4-level 64-bit, 3-level 64-bit, and 2-level
261 * 32-bit). The kvm_mmu structure abstracts the details of the current mmu
262 * mode.
263 */
264struct kvm_mmu {
265 void (*new_cr3)(struct kvm_vcpu *vcpu);
f43addd4 266 void (*set_cr3)(struct kvm_vcpu *vcpu, unsigned long root);
5777ed34 267 unsigned long (*get_cr3)(struct kvm_vcpu *vcpu);
e4e517b4 268 u64 (*get_pdptr)(struct kvm_vcpu *vcpu, int index);
78b2c54a
XG
269 int (*page_fault)(struct kvm_vcpu *vcpu, gva_t gva, u32 err,
270 bool prefault);
6389ee94
AK
271 void (*inject_page_fault)(struct kvm_vcpu *vcpu,
272 struct x86_exception *fault);
d657a98e 273 void (*free)(struct kvm_vcpu *vcpu);
1871c602 274 gpa_t (*gva_to_gpa)(struct kvm_vcpu *vcpu, gva_t gva, u32 access,
ab9ae313 275 struct x86_exception *exception);
c30a358d 276 gpa_t (*translate_gpa)(struct kvm_vcpu *vcpu, gpa_t gpa, u32 access);
e8bc217a 277 int (*sync_page)(struct kvm_vcpu *vcpu,
a4a8e6f7 278 struct kvm_mmu_page *sp);
a7052897 279 void (*invlpg)(struct kvm_vcpu *vcpu, gva_t gva);
0f53b5b1 280 void (*update_pte)(struct kvm_vcpu *vcpu, struct kvm_mmu_page *sp,
7c562522 281 u64 *spte, const void *pte);
d657a98e
ZX
282 hpa_t root_hpa;
283 int root_level;
284 int shadow_root_level;
a770f6f2 285 union kvm_mmu_page_role base_role;
c5a78f2b 286 bool direct_map;
d657a98e
ZX
287
288 u64 *pae_root;
81407ca5 289 u64 *lm_root;
82725b20 290 u64 rsvd_bits_mask[2][4];
ff03a073 291
2d48a985
JR
292 bool nx;
293
ff03a073 294 u64 pdptrs[4]; /* pae */
d657a98e
ZX
295};
296
ad312c7c 297struct kvm_vcpu_arch {
5fdbf976
MT
298 /*
299 * rip and regs accesses must go through
300 * kvm_{register,rip}_{read,write} functions.
301 */
302 unsigned long regs[NR_VCPU_REGS];
303 u32 regs_avail;
304 u32 regs_dirty;
34c16eec
ZX
305
306 unsigned long cr0;
e8467fda 307 unsigned long cr0_guest_owned_bits;
34c16eec
ZX
308 unsigned long cr2;
309 unsigned long cr3;
310 unsigned long cr4;
fc78f519 311 unsigned long cr4_guest_owned_bits;
34c16eec 312 unsigned long cr8;
1371d904 313 u32 hflags;
f6801dff 314 u64 efer;
34c16eec
ZX
315 u64 apic_base;
316 struct kvm_lapic *apic; /* kernel irqchip context */
e1035715 317 int32_t apic_arb_prio;
34c16eec
ZX
318 int mp_state;
319 int sipi_vector;
320 u64 ia32_misc_enable_msr;
b209749f 321 bool tpr_access_reporting;
34c16eec 322
14dfe855
JR
323 /*
324 * Paging state of the vcpu
325 *
326 * If the vcpu runs in guest mode with two level paging this still saves
327 * the paging mode of the l1 guest. This context is always used to
328 * handle faults.
329 */
34c16eec 330 struct kvm_mmu mmu;
8df25a32 331
6539e738
JR
332 /*
333 * Paging state of an L2 guest (used for nested npt)
334 *
335 * This context will save all necessary information to walk page tables
336 * of the an L2 guest. This context is only initialized for page table
337 * walking and not for faulting since we never handle l2 page faults on
338 * the host.
339 */
340 struct kvm_mmu nested_mmu;
341
14dfe855
JR
342 /*
343 * Pointer to the mmu context currently used for
344 * gva_to_gpa translations.
345 */
346 struct kvm_mmu *walk_mmu;
347
6ad18fba
DH
348 /* only needed in kvm_pv_mmu_op() path, but it's hot so
349 * put it here to avoid allocation */
350 struct kvm_pv_mmu_op_buffer mmu_op_buffer;
34c16eec 351
53c07b18 352 struct kvm_mmu_memory_cache mmu_pte_list_desc_cache;
34c16eec
ZX
353 struct kvm_mmu_memory_cache mmu_page_cache;
354 struct kvm_mmu_memory_cache mmu_page_header_cache;
355
356 gfn_t last_pt_write_gfn;
357 int last_pt_write_count;
358 u64 *last_pte_updated;
1b7fcd32 359 gfn_t last_pte_gfn;
34c16eec 360
98918833 361 struct fpu guest_fpu;
2acf923e 362 u64 xcr0;
34c16eec 363
34c16eec
ZX
364 struct kvm_pio_request pio;
365 void *pio_data;
366
66fd3f7f
GN
367 u8 event_exit_inst_len;
368
298101da
AK
369 struct kvm_queued_exception {
370 bool pending;
371 bool has_error_code;
ce7ddec4 372 bool reinject;
298101da
AK
373 u8 nr;
374 u32 error_code;
375 } exception;
376
937a7eae
AK
377 struct kvm_queued_interrupt {
378 bool pending;
66fd3f7f 379 bool soft;
937a7eae
AK
380 u8 nr;
381 } interrupt;
382
34c16eec
ZX
383 int halt_request; /* real mode on Intel only */
384
385 int cpuid_nent;
07716717 386 struct kvm_cpuid_entry2 cpuid_entries[KVM_MAX_CPUID_ENTRIES];
34c16eec
ZX
387 /* emulate context */
388
389 struct x86_emulate_ctxt emulate_ctxt;
7ae441ea
GN
390 bool emulate_regs_need_sync_to_vcpu;
391 bool emulate_regs_need_sync_from_vcpu;
18068523
GOC
392
393 gpa_t time;
50d0a0f9 394 struct pvclock_vcpu_time_info hv_clock;
e48672fa 395 unsigned int hw_tsc_khz;
18068523
GOC
396 unsigned int time_offset;
397 struct page *time_page;
c9aaa895
GC
398
399 struct {
400 u64 msr_val;
401 u64 last_steal;
402 u64 accum_steal;
403 struct gfn_to_hva_cache stime;
404 struct kvm_steal_time steal;
405 } st;
406
1d5f066e
ZA
407 u64 last_guest_tsc;
408 u64 last_kernel_ns;
c285545f
ZA
409 u64 last_tsc_nsec;
410 u64 last_tsc_write;
1e993611 411 u32 virtual_tsc_khz;
c285545f 412 bool tsc_catchup;
1e993611
JR
413 u32 tsc_catchup_mult;
414 s8 tsc_catchup_shift;
3419ffc8 415
7460fb4a
AK
416 atomic_t nmi_queued; /* unprocessed asynchronous NMIs */
417 unsigned nmi_pending; /* NMI queued after currently running handler */
418 bool nmi_injected; /* Trying to inject an NMI this entry */
9ba075a6 419
0bed3b56
SY
420 struct mtrr_state_type mtrr_state;
421 u32 pat;
42dbaa5a
JK
422
423 int switch_db_regs;
42dbaa5a
JK
424 unsigned long db[KVM_NR_DB_REGS];
425 unsigned long dr6;
426 unsigned long dr7;
427 unsigned long eff_db[KVM_NR_DB_REGS];
890ca9ae
HY
428
429 u64 mcg_cap;
430 u64 mcg_status;
431 u64 mcg_ctl;
432 u64 *mce_banks;
94fe45da 433
bebb106a
XG
434 /* Cache MMIO info */
435 u64 mmio_gva;
436 unsigned access;
437 gfn_t mmio_gfn;
438
94fe45da 439 /* used for guest single stepping over the given code position */
94fe45da 440 unsigned long singlestep_rip;
f92653ee 441
10388a07
GN
442 /* fields used by HYPER-V emulation */
443 u64 hv_vapic;
f5f48ee1
SY
444
445 cpumask_var_t wbinvd_dirty_mask;
af585b92
GN
446
447 struct {
448 bool halted;
449 gfn_t gfns[roundup_pow_of_two(ASYNC_PF_PER_VCPU)];
344d9588
GN
450 struct gfn_to_hva_cache data;
451 u64 msr_val;
7c90705b 452 u32 id;
6adba527 453 bool send_user_only;
af585b92 454 } apf;
34c16eec
ZX
455};
456
fef9cce0 457struct kvm_arch {
49d5ca26 458 unsigned int n_used_mmu_pages;
f05e70ac 459 unsigned int n_requested_mmu_pages;
39de71ec 460 unsigned int n_max_mmu_pages;
332b207d 461 unsigned int indirect_shadow_pages;
08e850c6 462 atomic_t invlpg_counter;
f05e70ac
ZX
463 struct hlist_head mmu_page_hash[KVM_NUM_MMU_PAGES];
464 /*
465 * Hash table of struct kvm_mmu_page.
466 */
467 struct list_head active_mmu_pages;
4d5c5d0f 468 struct list_head assigned_dev_head;
19de40a8 469 struct iommu_domain *iommu_domain;
522c68c4 470 int iommu_flags;
d7deeeb0
ZX
471 struct kvm_pic *vpic;
472 struct kvm_ioapic *vioapic;
7837699f 473 struct kvm_pit *vpit;
cc6e462c 474 int vapics_in_nmi_mode;
bfc6d222 475
bfc6d222
ZX
476 unsigned int tss_addr;
477 struct page *apic_access_page;
18068523
GOC
478
479 gpa_t wall_clock;
b7ebfb05
SY
480
481 struct page *ept_identity_pagetable;
482 bool ept_identity_pagetable_done;
b927a3ce 483 gpa_t ept_identity_map_addr;
5550af4d
SY
484
485 unsigned long irq_sources_bitmap;
afbcf7ab 486 s64 kvmclock_offset;
038f8c11 487 raw_spinlock_t tsc_write_lock;
f38e098f
ZA
488 u64 last_tsc_nsec;
489 u64 last_tsc_offset;
490 u64 last_tsc_write;
ffde22ac
ES
491
492 struct kvm_xen_hvm_config xen_hvm_config;
55cd8e5a
GN
493
494 /* fields used by HYPER-V emulation */
495 u64 hv_guest_os_id;
496 u64 hv_hypercall;
b034cf01 497
c2a2ac2b
XG
498 atomic_t reader_counter;
499
b034cf01
XG
500 #ifdef CONFIG_KVM_MMU_AUDIT
501 int audit_point;
502 #endif
d69fb81f
ZX
503};
504
0711456c
ZX
505struct kvm_vm_stat {
506 u32 mmu_shadow_zapped;
507 u32 mmu_pte_write;
508 u32 mmu_pte_updated;
509 u32 mmu_pde_zapped;
510 u32 mmu_flooded;
511 u32 mmu_recycled;
dfc5aa00 512 u32 mmu_cache_miss;
4731d4c7 513 u32 mmu_unsync;
0711456c 514 u32 remote_tlb_flush;
05da4558 515 u32 lpages;
0711456c
ZX
516};
517
77b4c255
ZX
518struct kvm_vcpu_stat {
519 u32 pf_fixed;
520 u32 pf_guest;
521 u32 tlb_flush;
522 u32 invlpg;
523
524 u32 exits;
525 u32 io_exits;
526 u32 mmio_exits;
527 u32 signal_exits;
528 u32 irq_window_exits;
f08864b4 529 u32 nmi_window_exits;
77b4c255
ZX
530 u32 halt_exits;
531 u32 halt_wakeup;
532 u32 request_irq_exits;
533 u32 irq_exits;
534 u32 host_state_reload;
535 u32 efer_reload;
536 u32 fpu_reload;
537 u32 insn_emulation;
538 u32 insn_emulation_fail;
f11c3a8d 539 u32 hypercalls;
fa89a817 540 u32 irq_injections;
c4abb7c9 541 u32 nmi_injections;
77b4c255 542};
ad312c7c 543
8a76d7f2
JR
544struct x86_instruction_info;
545
ea4a5ff8
ZX
546struct kvm_x86_ops {
547 int (*cpu_has_kvm_support)(void); /* __init */
548 int (*disabled_by_bios)(void); /* __init */
10474ae8 549 int (*hardware_enable)(void *dummy);
ea4a5ff8
ZX
550 void (*hardware_disable)(void *dummy);
551 void (*check_processor_compatibility)(void *rtn);
552 int (*hardware_setup)(void); /* __init */
553 void (*hardware_unsetup)(void); /* __exit */
774ead3a 554 bool (*cpu_has_accelerated_tpr)(void);
0e851880 555 void (*cpuid_update)(struct kvm_vcpu *vcpu);
ea4a5ff8
ZX
556
557 /* Create, but do not attach this VCPU */
558 struct kvm_vcpu *(*vcpu_create)(struct kvm *kvm, unsigned id);
559 void (*vcpu_free)(struct kvm_vcpu *vcpu);
560 int (*vcpu_reset)(struct kvm_vcpu *vcpu);
561
562 void (*prepare_guest_switch)(struct kvm_vcpu *vcpu);
563 void (*vcpu_load)(struct kvm_vcpu *vcpu, int cpu);
564 void (*vcpu_put)(struct kvm_vcpu *vcpu);
ea4a5ff8 565
355be0b9
JK
566 void (*set_guest_debug)(struct kvm_vcpu *vcpu,
567 struct kvm_guest_debug *dbg);
ea4a5ff8
ZX
568 int (*get_msr)(struct kvm_vcpu *vcpu, u32 msr_index, u64 *pdata);
569 int (*set_msr)(struct kvm_vcpu *vcpu, u32 msr_index, u64 data);
570 u64 (*get_segment_base)(struct kvm_vcpu *vcpu, int seg);
571 void (*get_segment)(struct kvm_vcpu *vcpu,
572 struct kvm_segment *var, int seg);
2e4d2653 573 int (*get_cpl)(struct kvm_vcpu *vcpu);
ea4a5ff8
ZX
574 void (*set_segment)(struct kvm_vcpu *vcpu,
575 struct kvm_segment *var, int seg);
576 void (*get_cs_db_l_bits)(struct kvm_vcpu *vcpu, int *db, int *l);
e8467fda 577 void (*decache_cr0_guest_bits)(struct kvm_vcpu *vcpu);
aff48baa 578 void (*decache_cr3)(struct kvm_vcpu *vcpu);
ea4a5ff8
ZX
579 void (*decache_cr4_guest_bits)(struct kvm_vcpu *vcpu);
580 void (*set_cr0)(struct kvm_vcpu *vcpu, unsigned long cr0);
581 void (*set_cr3)(struct kvm_vcpu *vcpu, unsigned long cr3);
5e1746d6 582 int (*set_cr4)(struct kvm_vcpu *vcpu, unsigned long cr4);
ea4a5ff8 583 void (*set_efer)(struct kvm_vcpu *vcpu, u64 efer);
89a27f4d
GN
584 void (*get_idt)(struct kvm_vcpu *vcpu, struct desc_ptr *dt);
585 void (*set_idt)(struct kvm_vcpu *vcpu, struct desc_ptr *dt);
586 void (*get_gdt)(struct kvm_vcpu *vcpu, struct desc_ptr *dt);
587 void (*set_gdt)(struct kvm_vcpu *vcpu, struct desc_ptr *dt);
020df079 588 void (*set_dr7)(struct kvm_vcpu *vcpu, unsigned long value);
5fdbf976 589 void (*cache_reg)(struct kvm_vcpu *vcpu, enum kvm_reg reg);
ea4a5ff8
ZX
590 unsigned long (*get_rflags)(struct kvm_vcpu *vcpu);
591 void (*set_rflags)(struct kvm_vcpu *vcpu, unsigned long rflags);
6b52d186 592 void (*fpu_activate)(struct kvm_vcpu *vcpu);
02daab21 593 void (*fpu_deactivate)(struct kvm_vcpu *vcpu);
ea4a5ff8
ZX
594
595 void (*tlb_flush)(struct kvm_vcpu *vcpu);
ea4a5ff8 596
851ba692
AK
597 void (*run)(struct kvm_vcpu *vcpu);
598 int (*handle_exit)(struct kvm_vcpu *vcpu);
ea4a5ff8 599 void (*skip_emulated_instruction)(struct kvm_vcpu *vcpu);
2809f5d2
GC
600 void (*set_interrupt_shadow)(struct kvm_vcpu *vcpu, int mask);
601 u32 (*get_interrupt_shadow)(struct kvm_vcpu *vcpu, int mask);
ea4a5ff8
ZX
602 void (*patch_hypercall)(struct kvm_vcpu *vcpu,
603 unsigned char *hypercall_addr);
66fd3f7f 604 void (*set_irq)(struct kvm_vcpu *vcpu);
95ba8273 605 void (*set_nmi)(struct kvm_vcpu *vcpu);
298101da 606 void (*queue_exception)(struct kvm_vcpu *vcpu, unsigned nr,
ce7ddec4
JR
607 bool has_error_code, u32 error_code,
608 bool reinject);
b463a6f7 609 void (*cancel_injection)(struct kvm_vcpu *vcpu);
78646121 610 int (*interrupt_allowed)(struct kvm_vcpu *vcpu);
95ba8273 611 int (*nmi_allowed)(struct kvm_vcpu *vcpu);
3cfc3092
JK
612 bool (*get_nmi_mask)(struct kvm_vcpu *vcpu);
613 void (*set_nmi_mask)(struct kvm_vcpu *vcpu, bool masked);
95ba8273
GN
614 void (*enable_nmi_window)(struct kvm_vcpu *vcpu);
615 void (*enable_irq_window)(struct kvm_vcpu *vcpu);
616 void (*update_cr8_intercept)(struct kvm_vcpu *vcpu, int tpr, int irr);
ea4a5ff8 617 int (*set_tss_addr)(struct kvm *kvm, unsigned int addr);
67253af5 618 int (*get_tdp_level)(void);
4b12f0de 619 u64 (*get_mt_mask)(struct kvm_vcpu *vcpu, gfn_t gfn, bool is_mmio);
17cc3935 620 int (*get_lpage_level)(void);
4e47c7a6 621 bool (*rdtscp_supported)(void);
e48672fa 622 void (*adjust_tsc_offset)(struct kvm_vcpu *vcpu, s64 adjustment);
344f414f 623
1c97f0a0
JR
624 void (*set_tdp_cr3)(struct kvm_vcpu *vcpu, unsigned long cr3);
625
d4330ef2
JR
626 void (*set_supported_cpuid)(u32 func, struct kvm_cpuid_entry2 *entry);
627
f5f48ee1
SY
628 bool (*has_wbinvd_exit)(void);
629
4051b188 630 void (*set_tsc_khz)(struct kvm_vcpu *vcpu, u32 user_tsc_khz);
99e3e30a
ZA
631 void (*write_tsc_offset)(struct kvm_vcpu *vcpu, u64 offset);
632
857e4099 633 u64 (*compute_tsc_offset)(struct kvm_vcpu *vcpu, u64 target_tsc);
d5c1785d 634 u64 (*read_l1_tsc)(struct kvm_vcpu *vcpu);
857e4099 635
586f9607 636 void (*get_exit_info)(struct kvm_vcpu *vcpu, u64 *info1, u64 *info2);
8a76d7f2
JR
637
638 int (*check_intercept)(struct kvm_vcpu *vcpu,
639 struct x86_instruction_info *info,
640 enum x86_intercept_stage stage);
ea4a5ff8
ZX
641};
642
af585b92 643struct kvm_arch_async_pf {
7c90705b 644 u32 token;
af585b92 645 gfn_t gfn;
fb67e14f 646 unsigned long cr3;
c4806acd 647 bool direct_map;
af585b92
GN
648};
649
97896d04
ZX
650extern struct kvm_x86_ops *kvm_x86_ops;
651
54f1585a
ZX
652int kvm_mmu_module_init(void);
653void kvm_mmu_module_exit(void);
654
655void kvm_mmu_destroy(struct kvm_vcpu *vcpu);
656int kvm_mmu_create(struct kvm_vcpu *vcpu);
657int kvm_mmu_setup(struct kvm_vcpu *vcpu);
7b52345e 658void kvm_mmu_set_mask_ptes(u64 user_mask, u64 accessed_mask,
4b12f0de 659 u64 dirty_mask, u64 nx_mask, u64 x_mask);
54f1585a
ZX
660
661int kvm_mmu_reset_context(struct kvm_vcpu *vcpu);
662void kvm_mmu_slot_remove_write_access(struct kvm *kvm, int slot);
663void kvm_mmu_zap_all(struct kvm *kvm);
3ad82a7e 664unsigned int kvm_mmu_calculate_mmu_pages(struct kvm *kvm);
54f1585a
ZX
665void kvm_mmu_change_mmu_pages(struct kvm *kvm, unsigned int kvm_nr_mmu_pages);
666
ff03a073 667int load_pdptrs(struct kvm_vcpu *vcpu, struct kvm_mmu *mmu, unsigned long cr3);
cc4b6871 668
3200f405 669int emulator_write_phys(struct kvm_vcpu *vcpu, gpa_t gpa,
9f811285 670 const void *val, int bytes);
2f333bcb
MT
671int kvm_pv_mmu_op(struct kvm_vcpu *vcpu, unsigned long bytes,
672 gpa_t addr, unsigned long *ret);
4b12f0de 673u8 kvm_get_guest_memory_type(struct kvm_vcpu *vcpu, gfn_t gfn);
2f333bcb
MT
674
675extern bool tdp_enabled;
9f811285 676
92a1f12d
JR
677/* control of guest tsc rate supported? */
678extern bool kvm_has_tsc_control;
679/* minimum supported tsc_khz for guests */
680extern u32 kvm_min_guest_tsc_khz;
681/* maximum supported tsc_khz for guests */
682extern u32 kvm_max_guest_tsc_khz;
683
54f1585a
ZX
684enum emulation_result {
685 EMULATE_DONE, /* no further processing */
686 EMULATE_DO_MMIO, /* kvm_run filled with mmio request */
687 EMULATE_FAIL, /* can't emulate this instruction */
688};
689
571008da
SY
690#define EMULTYPE_NO_DECODE (1 << 0)
691#define EMULTYPE_TRAP_UD (1 << 1)
ba8afb6b 692#define EMULTYPE_SKIP (1 << 2)
dc25e89e
AP
693int x86_emulate_instruction(struct kvm_vcpu *vcpu, unsigned long cr2,
694 int emulation_type, void *insn, int insn_len);
51d8b661
AP
695
696static inline int emulate_instruction(struct kvm_vcpu *vcpu,
697 int emulation_type)
698{
dc25e89e 699 return x86_emulate_instruction(vcpu, 0, emulation_type, NULL, 0);
51d8b661
AP
700}
701
f2b4b7dd 702void kvm_enable_efer_bits(u64);
54f1585a
ZX
703int kvm_get_msr(struct kvm_vcpu *vcpu, u32 msr_index, u64 *data);
704int kvm_set_msr(struct kvm_vcpu *vcpu, u32 msr_index, u64 data);
705
706struct x86_emulate_ctxt;
707
cf8f70bf 708int kvm_fast_pio_out(struct kvm_vcpu *vcpu, int size, unsigned short port);
54f1585a
ZX
709void kvm_emulate_cpuid(struct kvm_vcpu *vcpu);
710int kvm_emulate_halt(struct kvm_vcpu *vcpu);
f5f48ee1 711int kvm_emulate_wbinvd(struct kvm_vcpu *vcpu);
54f1585a 712
3e6e0aab 713void kvm_get_segment(struct kvm_vcpu *vcpu, struct kvm_segment *var, int seg);
c697518a 714int kvm_load_segment_descriptor(struct kvm_vcpu *vcpu, u16 selector, int seg);
3e6e0aab 715
e269fb21
JK
716int kvm_task_switch(struct kvm_vcpu *vcpu, u16 tss_selector, int reason,
717 bool has_error_code, u32 error_code);
37817f29 718
49a9b07e 719int kvm_set_cr0(struct kvm_vcpu *vcpu, unsigned long cr0);
2390218b 720int kvm_set_cr3(struct kvm_vcpu *vcpu, unsigned long cr3);
a83b29c6 721int kvm_set_cr4(struct kvm_vcpu *vcpu, unsigned long cr4);
eea1cff9 722int kvm_set_cr8(struct kvm_vcpu *vcpu, unsigned long cr8);
020df079
GN
723int kvm_set_dr(struct kvm_vcpu *vcpu, int dr, unsigned long val);
724int kvm_get_dr(struct kvm_vcpu *vcpu, int dr, unsigned long *val);
2d3ad1f4
AK
725unsigned long kvm_get_cr8(struct kvm_vcpu *vcpu);
726void kvm_lmsw(struct kvm_vcpu *vcpu, unsigned long msw);
54f1585a 727void kvm_get_cs_db_l_bits(struct kvm_vcpu *vcpu, int *db, int *l);
2acf923e 728int kvm_set_xcr(struct kvm_vcpu *vcpu, u32 index, u64 xcr);
54f1585a
ZX
729
730int kvm_get_msr_common(struct kvm_vcpu *vcpu, u32 msr, u64 *pdata);
731int kvm_set_msr_common(struct kvm_vcpu *vcpu, u32 msr, u64 data);
732
91586a3b
JK
733unsigned long kvm_get_rflags(struct kvm_vcpu *vcpu);
734void kvm_set_rflags(struct kvm_vcpu *vcpu, unsigned long rflags);
735
298101da
AK
736void kvm_queue_exception(struct kvm_vcpu *vcpu, unsigned nr);
737void kvm_queue_exception_e(struct kvm_vcpu *vcpu, unsigned nr, u32 error_code);
ce7ddec4
JR
738void kvm_requeue_exception(struct kvm_vcpu *vcpu, unsigned nr);
739void kvm_requeue_exception_e(struct kvm_vcpu *vcpu, unsigned nr, u32 error_code);
6389ee94 740void kvm_inject_page_fault(struct kvm_vcpu *vcpu, struct x86_exception *fault);
ec92fe44
JR
741int kvm_read_guest_page_mmu(struct kvm_vcpu *vcpu, struct kvm_mmu *mmu,
742 gfn_t gfn, void *data, int offset, int len,
743 u32 access);
6389ee94 744void kvm_propagate_fault(struct kvm_vcpu *vcpu, struct x86_exception *fault);
0a79b009 745bool kvm_require_cpl(struct kvm_vcpu *vcpu, int required_cpl);
298101da 746
4925663a 747int kvm_pic_set_irq(void *opaque, int irq, int level);
3de42dc0 748
3419ffc8
SY
749void kvm_inject_nmi(struct kvm_vcpu *vcpu);
750
10ab25cd 751int fx_init(struct kvm_vcpu *vcpu);
54f1585a 752
d835dfec 753void kvm_mmu_flush_tlb(struct kvm_vcpu *vcpu);
54f1585a 754void kvm_mmu_pte_write(struct kvm_vcpu *vcpu, gpa_t gpa,
ad218f85
MT
755 const u8 *new, int bytes,
756 bool guest_initiated);
54f1585a
ZX
757int kvm_mmu_unprotect_page_virt(struct kvm_vcpu *vcpu, gva_t gva);
758void __kvm_mmu_free_some_pages(struct kvm_vcpu *vcpu);
759int kvm_mmu_load(struct kvm_vcpu *vcpu);
760void kvm_mmu_unload(struct kvm_vcpu *vcpu);
0ba73cda 761void kvm_mmu_sync_roots(struct kvm_vcpu *vcpu);
ab9ae313
AK
762gpa_t kvm_mmu_gva_to_gpa_read(struct kvm_vcpu *vcpu, gva_t gva,
763 struct x86_exception *exception);
764gpa_t kvm_mmu_gva_to_gpa_fetch(struct kvm_vcpu *vcpu, gva_t gva,
765 struct x86_exception *exception);
766gpa_t kvm_mmu_gva_to_gpa_write(struct kvm_vcpu *vcpu, gva_t gva,
767 struct x86_exception *exception);
768gpa_t kvm_mmu_gva_to_gpa_system(struct kvm_vcpu *vcpu, gva_t gva,
769 struct x86_exception *exception);
54f1585a
ZX
770
771int kvm_emulate_hypercall(struct kvm_vcpu *vcpu);
772
dc25e89e
AP
773int kvm_mmu_page_fault(struct kvm_vcpu *vcpu, gva_t gva, u32 error_code,
774 void *insn, int insn_len);
a7052897 775void kvm_mmu_invlpg(struct kvm_vcpu *vcpu, gva_t gva);
34c16eec 776
18552672 777void kvm_enable_tdp(void);
5f4cb662 778void kvm_disable_tdp(void);
18552672 779
de7d789a 780int complete_pio(struct kvm_vcpu *vcpu);
f850e2e6 781bool kvm_check_iopl(struct kvm_vcpu *vcpu);
ec6d273d
ZX
782
783static inline struct kvm_mmu_page *page_header(hpa_t shadow_page)
784{
785 struct page *page = pfn_to_page(shadow_page >> PAGE_SHIFT);
786
787 return (struct kvm_mmu_page *)page_private(page);
788}
789
d6e88aec 790static inline u16 kvm_read_ldt(void)
ec6d273d
ZX
791{
792 u16 ldt;
793 asm("sldt %0" : "=g"(ldt));
794 return ldt;
795}
796
d6e88aec 797static inline void kvm_load_ldt(u16 sel)
ec6d273d
ZX
798{
799 asm("lldt %0" : : "rm"(sel));
800}
ec6d273d 801
ec6d273d
ZX
802#ifdef CONFIG_X86_64
803static inline unsigned long read_msr(unsigned long msr)
804{
805 u64 value;
806
807 rdmsrl(msr, value);
808 return value;
809}
810#endif
811
ec6d273d
ZX
812static inline u32 get_rdx_init_val(void)
813{
814 return 0x600; /* P6 family */
815}
816
c1a5d4f9
AK
817static inline void kvm_inject_gp(struct kvm_vcpu *vcpu, u32 error_code)
818{
819 kvm_queue_exception_e(vcpu, GP_VECTOR, error_code);
820}
821
ec6d273d
ZX
822#define TSS_IOPB_BASE_OFFSET 0x66
823#define TSS_BASE_SIZE 0x68
824#define TSS_IOPB_SIZE (65536 / 8)
825#define TSS_REDIRECTION_SIZE (256 / 8)
7d76b4d3
JP
826#define RMODE_TSS_SIZE \
827 (TSS_BASE_SIZE + TSS_REDIRECTION_SIZE + TSS_IOPB_SIZE + 1)
53e0aa7b 828
37817f29
IE
829enum {
830 TASK_SWITCH_CALL = 0,
831 TASK_SWITCH_IRET = 1,
832 TASK_SWITCH_JMP = 2,
833 TASK_SWITCH_GATE = 3,
834};
835
1371d904 836#define HF_GIF_MASK (1 << 0)
3d6368ef
AG
837#define HF_HIF_MASK (1 << 1)
838#define HF_VINTR_MASK (1 << 2)
95ba8273 839#define HF_NMI_MASK (1 << 3)
44c11430 840#define HF_IRET_MASK (1 << 4)
ec9e60b2 841#define HF_GUEST_MASK (1 << 5) /* VCPU is in guest-mode */
1371d904 842
4ecac3fd
AK
843/*
844 * Hardware virtualization extension instructions may fault if a
845 * reboot turns off virtualization while processes are running.
846 * Trap the fault and ignore the instruction if that happens.
847 */
b7c4145b
AK
848asmlinkage void kvm_spurious_fault(void);
849extern bool kvm_rebooting;
4ecac3fd 850
5e520e62 851#define ____kvm_handle_fault_on_reboot(insn, cleanup_insn) \
4ecac3fd 852 "666: " insn "\n\t" \
b7c4145b 853 "668: \n\t" \
18b13e54 854 ".pushsection .fixup, \"ax\" \n" \
4ecac3fd 855 "667: \n\t" \
5e520e62 856 cleanup_insn "\n\t" \
b7c4145b
AK
857 "cmpb $0, kvm_rebooting \n\t" \
858 "jne 668b \n\t" \
8ceed347 859 __ASM_SIZE(push) " $666b \n\t" \
b7c4145b 860 "call kvm_spurious_fault \n\t" \
4ecac3fd
AK
861 ".popsection \n\t" \
862 ".pushsection __ex_table, \"a\" \n\t" \
8ceed347 863 _ASM_PTR " 666b, 667b \n\t" \
4ecac3fd
AK
864 ".popsection"
865
5e520e62
AK
866#define __kvm_handle_fault_on_reboot(insn) \
867 ____kvm_handle_fault_on_reboot(insn, "")
868
e930bffe
AA
869#define KVM_ARCH_WANT_MMU_NOTIFIER
870int kvm_unmap_hva(struct kvm *kvm, unsigned long hva);
871int kvm_age_hva(struct kvm *kvm, unsigned long hva);
8ee53820 872int kvm_test_age_hva(struct kvm *kvm, unsigned long hva);
3da0dd43 873void kvm_set_spte_hva(struct kvm *kvm, unsigned long hva, pte_t pte);
82725b20 874int cpuid_maxphyaddr(struct kvm_vcpu *vcpu);
a1b37100
GN
875int kvm_cpu_has_interrupt(struct kvm_vcpu *vcpu);
876int kvm_arch_interrupt_allowed(struct kvm_vcpu *vcpu);
0b71785d 877int kvm_cpu_get_interrupt(struct kvm_vcpu *v);
e930bffe 878
18863bdd 879void kvm_define_shared_msr(unsigned index, u32 msr);
d5696725 880void kvm_set_shared_msr(unsigned index, u64 val, u64 mask);
18863bdd 881
f92653ee
JK
882bool kvm_is_linear_rip(struct kvm_vcpu *vcpu, unsigned long linear_rip);
883
af585b92
GN
884void kvm_arch_async_page_not_present(struct kvm_vcpu *vcpu,
885 struct kvm_async_pf *work);
886void kvm_arch_async_page_present(struct kvm_vcpu *vcpu,
887 struct kvm_async_pf *work);
56028d08
GN
888void kvm_arch_async_page_ready(struct kvm_vcpu *vcpu,
889 struct kvm_async_pf *work);
7c90705b 890bool kvm_arch_can_inject_async_page_present(struct kvm_vcpu *vcpu);
af585b92
GN
891extern bool kvm_find_async_pf_gfn(struct kvm_vcpu *vcpu, gfn_t gfn);
892
db8fcefa
AP
893void kvm_complete_insn_gp(struct kvm_vcpu *vcpu, int err);
894
1965aae3 895#endif /* _ASM_X86_KVM_HOST_H */