]>
Commit | Line | Data |
---|---|---|
a656c8ef | 1 | /* |
043405e1 CO |
2 | * Kernel-based Virtual Machine driver for Linux |
3 | * | |
4 | * This header defines architecture specific interfaces, x86 version | |
5 | * | |
6 | * This work is licensed under the terms of the GNU GPL, version 2. See | |
7 | * the COPYING file in the top-level directory. | |
8 | * | |
9 | */ | |
10 | ||
1965aae3 PA |
11 | #ifndef _ASM_X86_KVM_HOST_H |
12 | #define _ASM_X86_KVM_HOST_H | |
043405e1 | 13 | |
34c16eec ZX |
14 | #include <linux/types.h> |
15 | #include <linux/mm.h> | |
e930bffe | 16 | #include <linux/mmu_notifier.h> |
229456fc | 17 | #include <linux/tracepoint.h> |
f5f48ee1 | 18 | #include <linux/cpumask.h> |
f5132b01 | 19 | #include <linux/irq_work.h> |
34c16eec ZX |
20 | |
21 | #include <linux/kvm.h> | |
22 | #include <linux/kvm_para.h> | |
edf88417 | 23 | #include <linux/kvm_types.h> |
f5132b01 | 24 | #include <linux/perf_event.h> |
d828199e MT |
25 | #include <linux/pvclock_gtod.h> |
26 | #include <linux/clocksource.h> | |
87276880 | 27 | #include <linux/irqbypass.h> |
5c919412 | 28 | #include <linux/hyperv.h> |
34c16eec | 29 | |
7d669f50 | 30 | #include <asm/apic.h> |
50d0a0f9 | 31 | #include <asm/pvclock-abi.h> |
e01a1b57 | 32 | #include <asm/desc.h> |
0bed3b56 | 33 | #include <asm/mtrr.h> |
9962d032 | 34 | #include <asm/msr-index.h> |
3ee89722 | 35 | #include <asm/asm.h> |
21ebbeda | 36 | #include <asm/kvm_page_track.h> |
e01a1b57 | 37 | |
682f732e | 38 | #define KVM_MAX_VCPUS 288 |
757883de | 39 | #define KVM_SOFT_MAX_VCPUS 240 |
af1bae54 | 40 | #define KVM_MAX_VCPU_ID 1023 |
1d4e7e3c | 41 | #define KVM_USER_MEM_SLOTS 509 |
0743247f AW |
42 | /* memory slots that are not exposed to userspace */ |
43 | #define KVM_PRIVATE_MEM_SLOTS 3 | |
bbacc0c1 | 44 | #define KVM_MEM_SLOTS_NUM (KVM_USER_MEM_SLOTS + KVM_PRIVATE_MEM_SLOTS) |
93a5cef0 | 45 | |
14ebda33 | 46 | #define KVM_HALT_POLL_NS_DEFAULT 400000 |
69a9f69b | 47 | |
8175e5b7 AG |
48 | #define KVM_IRQCHIP_NUM_PINS KVM_IOAPIC_NUM_PINS |
49 | ||
2860c4b1 PB |
50 | /* x86-specific vcpu->requests bit members */ |
51 | #define KVM_REQ_MIGRATE_TIMER 8 | |
52 | #define KVM_REQ_REPORT_TPR_ACCESS 9 | |
53 | #define KVM_REQ_TRIPLE_FAULT 10 | |
54 | #define KVM_REQ_MMU_SYNC 11 | |
55 | #define KVM_REQ_CLOCK_UPDATE 12 | |
2860c4b1 PB |
56 | #define KVM_REQ_EVENT 14 |
57 | #define KVM_REQ_APF_HALT 15 | |
58 | #define KVM_REQ_STEAL_UPDATE 16 | |
59 | #define KVM_REQ_NMI 17 | |
60 | #define KVM_REQ_PMU 18 | |
61 | #define KVM_REQ_PMI 19 | |
62 | #define KVM_REQ_SMI 20 | |
63 | #define KVM_REQ_MASTERCLOCK_UPDATE 21 | |
64 | #define KVM_REQ_MCLOCK_INPROGRESS 22 | |
65 | #define KVM_REQ_SCAN_IOAPIC 23 | |
66 | #define KVM_REQ_GLOBAL_CLOCK_UPDATE 24 | |
67 | #define KVM_REQ_APIC_PAGE_RELOAD 25 | |
68 | #define KVM_REQ_HV_CRASH 26 | |
69 | #define KVM_REQ_IOAPIC_EOI_EXIT 27 | |
70 | #define KVM_REQ_HV_RESET 28 | |
71 | #define KVM_REQ_HV_EXIT 29 | |
72 | #define KVM_REQ_HV_STIMER 30 | |
73 | ||
cfec82cb JR |
74 | #define CR0_RESERVED_BITS \ |
75 | (~(unsigned long)(X86_CR0_PE | X86_CR0_MP | X86_CR0_EM | X86_CR0_TS \ | |
76 | | X86_CR0_ET | X86_CR0_NE | X86_CR0_WP | X86_CR0_AM \ | |
77 | | X86_CR0_NW | X86_CR0_CD | X86_CR0_PG)) | |
78 | ||
346874c9 | 79 | #define CR3_L_MODE_RESERVED_BITS 0xFFFFFF0000000000ULL |
cfaa790a | 80 | #define CR3_PCID_INVD BIT_64(63) |
cfec82cb JR |
81 | #define CR4_RESERVED_BITS \ |
82 | (~(unsigned long)(X86_CR4_VME | X86_CR4_PVI | X86_CR4_TSD | X86_CR4_DE\ | |
83 | | X86_CR4_PSE | X86_CR4_PAE | X86_CR4_MCE \ | |
ad756a16 | 84 | | X86_CR4_PGE | X86_CR4_PCE | X86_CR4_OSFXSR | X86_CR4_PCIDE \ |
afcbf13f | 85 | | X86_CR4_OSXSAVE | X86_CR4_SMEP | X86_CR4_FSGSBASE \ |
b9baba86 HH |
86 | | X86_CR4_OSXMMEXCPT | X86_CR4_VMXE | X86_CR4_SMAP \ |
87 | | X86_CR4_PKE)) | |
cfec82cb JR |
88 | |
89 | #define CR8_RESERVED_BITS (~(unsigned long)X86_CR8_TPR) | |
90 | ||
91 | ||
cd6e8f87 | 92 | |
cd6e8f87 | 93 | #define INVALID_PAGE (~(hpa_t)0) |
dd180b3e XG |
94 | #define VALID_PAGE(x) ((x) != INVALID_PAGE) |
95 | ||
cd6e8f87 ZX |
96 | #define UNMAPPED_GVA (~(gpa_t)0) |
97 | ||
ec04b260 | 98 | /* KVM Hugepage definitions for x86 */ |
04326caa | 99 | #define KVM_NR_PAGE_SIZES 3 |
82855413 JR |
100 | #define KVM_HPAGE_GFN_SHIFT(x) (((x) - 1) * 9) |
101 | #define KVM_HPAGE_SHIFT(x) (PAGE_SHIFT + KVM_HPAGE_GFN_SHIFT(x)) | |
ec04b260 JR |
102 | #define KVM_HPAGE_SIZE(x) (1UL << KVM_HPAGE_SHIFT(x)) |
103 | #define KVM_HPAGE_MASK(x) (~(KVM_HPAGE_SIZE(x) - 1)) | |
104 | #define KVM_PAGES_PER_HPAGE(x) (KVM_HPAGE_SIZE(x) / PAGE_SIZE) | |
05da4558 | 105 | |
6d9d41e5 CD |
106 | static inline gfn_t gfn_to_index(gfn_t gfn, gfn_t base_gfn, int level) |
107 | { | |
108 | /* KVM_HPAGE_GFN_SHIFT(PT_PAGE_TABLE_LEVEL) must be 0. */ | |
109 | return (gfn >> KVM_HPAGE_GFN_SHIFT(level)) - | |
110 | (base_gfn >> KVM_HPAGE_GFN_SHIFT(level)); | |
111 | } | |
112 | ||
d657a98e ZX |
113 | #define KVM_PERMILLE_MMU_PAGES 20 |
114 | #define KVM_MIN_ALLOC_MMU_PAGES 64 | |
114df303 | 115 | #define KVM_MMU_HASH_SHIFT 12 |
1ae0a13d | 116 | #define KVM_NUM_MMU_PAGES (1 << KVM_MMU_HASH_SHIFT) |
d657a98e ZX |
117 | #define KVM_MIN_FREE_MMU_PAGES 5 |
118 | #define KVM_REFILL_PAGES 25 | |
73c1160c | 119 | #define KVM_MAX_CPUID_ENTRIES 80 |
0bed3b56 | 120 | #define KVM_NR_FIXED_MTRR_REGION 88 |
0d234daf | 121 | #define KVM_NR_VAR_MTRR 8 |
d657a98e | 122 | |
af585b92 GN |
123 | #define ASYNC_PF_PER_VCPU 64 |
124 | ||
5fdbf976 | 125 | enum kvm_reg { |
2b3ccfa0 ZX |
126 | VCPU_REGS_RAX = 0, |
127 | VCPU_REGS_RCX = 1, | |
128 | VCPU_REGS_RDX = 2, | |
129 | VCPU_REGS_RBX = 3, | |
130 | VCPU_REGS_RSP = 4, | |
131 | VCPU_REGS_RBP = 5, | |
132 | VCPU_REGS_RSI = 6, | |
133 | VCPU_REGS_RDI = 7, | |
134 | #ifdef CONFIG_X86_64 | |
135 | VCPU_REGS_R8 = 8, | |
136 | VCPU_REGS_R9 = 9, | |
137 | VCPU_REGS_R10 = 10, | |
138 | VCPU_REGS_R11 = 11, | |
139 | VCPU_REGS_R12 = 12, | |
140 | VCPU_REGS_R13 = 13, | |
141 | VCPU_REGS_R14 = 14, | |
142 | VCPU_REGS_R15 = 15, | |
143 | #endif | |
5fdbf976 | 144 | VCPU_REGS_RIP, |
2b3ccfa0 ZX |
145 | NR_VCPU_REGS |
146 | }; | |
147 | ||
6de4f3ad AK |
148 | enum kvm_reg_ex { |
149 | VCPU_EXREG_PDPTR = NR_VCPU_REGS, | |
aff48baa | 150 | VCPU_EXREG_CR3, |
6de12732 | 151 | VCPU_EXREG_RFLAGS, |
2fb92db1 | 152 | VCPU_EXREG_SEGMENTS, |
6de4f3ad AK |
153 | }; |
154 | ||
2b3ccfa0 | 155 | enum { |
81609e3e | 156 | VCPU_SREG_ES, |
2b3ccfa0 | 157 | VCPU_SREG_CS, |
81609e3e | 158 | VCPU_SREG_SS, |
2b3ccfa0 | 159 | VCPU_SREG_DS, |
2b3ccfa0 ZX |
160 | VCPU_SREG_FS, |
161 | VCPU_SREG_GS, | |
2b3ccfa0 ZX |
162 | VCPU_SREG_TR, |
163 | VCPU_SREG_LDTR, | |
164 | }; | |
165 | ||
56e82318 | 166 | #include <asm/kvm_emulate.h> |
2b3ccfa0 | 167 | |
d657a98e ZX |
168 | #define KVM_NR_MEM_OBJS 40 |
169 | ||
42dbaa5a JK |
170 | #define KVM_NR_DB_REGS 4 |
171 | ||
172 | #define DR6_BD (1 << 13) | |
173 | #define DR6_BS (1 << 14) | |
6f43ed01 NA |
174 | #define DR6_RTM (1 << 16) |
175 | #define DR6_FIXED_1 0xfffe0ff0 | |
176 | #define DR6_INIT 0xffff0ff0 | |
177 | #define DR6_VOLATILE 0x0001e00f | |
42dbaa5a JK |
178 | |
179 | #define DR7_BP_EN_MASK 0x000000ff | |
180 | #define DR7_GE (1 << 9) | |
181 | #define DR7_GD (1 << 13) | |
182 | #define DR7_FIXED_1 0x00000400 | |
6f43ed01 | 183 | #define DR7_VOLATILE 0xffff2bff |
42dbaa5a | 184 | |
c205fb7d NA |
185 | #define PFERR_PRESENT_BIT 0 |
186 | #define PFERR_WRITE_BIT 1 | |
187 | #define PFERR_USER_BIT 2 | |
188 | #define PFERR_RSVD_BIT 3 | |
189 | #define PFERR_FETCH_BIT 4 | |
be94f6b7 | 190 | #define PFERR_PK_BIT 5 |
14727754 TL |
191 | #define PFERR_GUEST_FINAL_BIT 32 |
192 | #define PFERR_GUEST_PAGE_BIT 33 | |
c205fb7d NA |
193 | |
194 | #define PFERR_PRESENT_MASK (1U << PFERR_PRESENT_BIT) | |
195 | #define PFERR_WRITE_MASK (1U << PFERR_WRITE_BIT) | |
196 | #define PFERR_USER_MASK (1U << PFERR_USER_BIT) | |
197 | #define PFERR_RSVD_MASK (1U << PFERR_RSVD_BIT) | |
198 | #define PFERR_FETCH_MASK (1U << PFERR_FETCH_BIT) | |
be94f6b7 | 199 | #define PFERR_PK_MASK (1U << PFERR_PK_BIT) |
14727754 TL |
200 | #define PFERR_GUEST_FINAL_MASK (1ULL << PFERR_GUEST_FINAL_BIT) |
201 | #define PFERR_GUEST_PAGE_MASK (1ULL << PFERR_GUEST_PAGE_BIT) | |
202 | ||
203 | #define PFERR_NESTED_GUEST_PAGE (PFERR_GUEST_PAGE_MASK | \ | |
204 | PFERR_USER_MASK | \ | |
205 | PFERR_WRITE_MASK | \ | |
206 | PFERR_PRESENT_MASK) | |
c205fb7d | 207 | |
37f0e8fe JS |
208 | /* |
209 | * The mask used to denote special SPTEs, which can be either MMIO SPTEs or | |
210 | * Access Tracking SPTEs. We use bit 62 instead of bit 63 to avoid conflicting | |
211 | * with the SVE bit in EPT PTEs. | |
212 | */ | |
213 | #define SPTE_SPECIAL_MASK (1ULL << 62) | |
214 | ||
41383771 GN |
215 | /* apic attention bits */ |
216 | #define KVM_APIC_CHECK_VAPIC 0 | |
ae7a2a3f MT |
217 | /* |
218 | * The following bit is set with PV-EOI, unset on EOI. | |
219 | * We detect PV-EOI changes by guest by comparing | |
220 | * this bit with PV-EOI in guest memory. | |
221 | * See the implementation in apic_update_pv_eoi. | |
222 | */ | |
223 | #define KVM_APIC_PV_EOI_PENDING 1 | |
41383771 | 224 | |
d84f1e07 FW |
225 | struct kvm_kernel_irq_routing_entry; |
226 | ||
d657a98e ZX |
227 | /* |
228 | * We don't want allocation failures within the mmu code, so we preallocate | |
229 | * enough memory for a single page fault in a cache. | |
230 | */ | |
231 | struct kvm_mmu_memory_cache { | |
232 | int nobjs; | |
233 | void *objects[KVM_NR_MEM_OBJS]; | |
234 | }; | |
235 | ||
21ebbeda XG |
236 | /* |
237 | * the pages used as guest page table on soft mmu are tracked by | |
238 | * kvm_memory_slot.arch.gfn_track which is 16 bits, so the role bits used | |
239 | * by indirect shadow page can not be more than 15 bits. | |
240 | * | |
241 | * Currently, we used 14 bits that are @level, @cr4_pae, @quadrant, @access, | |
242 | * @nxe, @cr0_wp, @smep_andnot_wp and @smap_andnot_wp. | |
243 | */ | |
d657a98e ZX |
244 | union kvm_mmu_page_role { |
245 | unsigned word; | |
246 | struct { | |
7d76b4d3 | 247 | unsigned level:4; |
5b7e0102 | 248 | unsigned cr4_pae:1; |
7d76b4d3 | 249 | unsigned quadrant:2; |
f6e2c02b | 250 | unsigned direct:1; |
7d76b4d3 | 251 | unsigned access:3; |
2e53d63a | 252 | unsigned invalid:1; |
9645bb56 | 253 | unsigned nxe:1; |
3dbe1415 | 254 | unsigned cr0_wp:1; |
411c588d | 255 | unsigned smep_andnot_wp:1; |
0be0226f | 256 | unsigned smap_andnot_wp:1; |
699023e2 PB |
257 | unsigned :8; |
258 | ||
259 | /* | |
260 | * This is left at the top of the word so that | |
261 | * kvm_memslots_for_spte_role can extract it with a | |
262 | * simple shift. While there is room, give it a whole | |
263 | * byte so it is also faster to load it from memory. | |
264 | */ | |
265 | unsigned smm:8; | |
d657a98e ZX |
266 | }; |
267 | }; | |
268 | ||
018aabb5 TY |
269 | struct kvm_rmap_head { |
270 | unsigned long val; | |
271 | }; | |
272 | ||
d657a98e ZX |
273 | struct kvm_mmu_page { |
274 | struct list_head link; | |
275 | struct hlist_node hash_link; | |
276 | ||
277 | /* | |
278 | * The following two entries are used to key the shadow page in the | |
279 | * hash table. | |
280 | */ | |
281 | gfn_t gfn; | |
282 | union kvm_mmu_page_role role; | |
283 | ||
284 | u64 *spt; | |
285 | /* hold the gfn of each spte inside spt */ | |
286 | gfn_t *gfns; | |
4731d4c7 | 287 | bool unsync; |
0571d366 | 288 | int root_count; /* Currently serving as active root */ |
60c8aec6 | 289 | unsigned int unsync_children; |
018aabb5 | 290 | struct kvm_rmap_head parent_ptes; /* rmap pointers to parent sptes */ |
f6f8adee XG |
291 | |
292 | /* The page is obsolete if mmu_valid_gen != kvm->arch.mmu_valid_gen. */ | |
5304b8d3 | 293 | unsigned long mmu_valid_gen; |
f6f8adee | 294 | |
0074ff63 | 295 | DECLARE_BITMAP(unsync_child_bitmap, 512); |
c2a2ac2b XG |
296 | |
297 | #ifdef CONFIG_X86_32 | |
accaefe0 XG |
298 | /* |
299 | * Used out of the mmu-lock to avoid reading spte values while an | |
300 | * update is in progress; see the comments in __get_spte_lockless(). | |
301 | */ | |
c2a2ac2b XG |
302 | int clear_spte_count; |
303 | #endif | |
304 | ||
0cbf8e43 | 305 | /* Number of writes since the last time traversal visited this page. */ |
e5691a81 | 306 | atomic_t write_flooding_count; |
d657a98e ZX |
307 | }; |
308 | ||
1c08364c AK |
309 | struct kvm_pio_request { |
310 | unsigned long count; | |
1c08364c AK |
311 | int in; |
312 | int port; | |
313 | int size; | |
1c08364c AK |
314 | }; |
315 | ||
a0a64f50 XG |
316 | struct rsvd_bits_validate { |
317 | u64 rsvd_bits_mask[2][4]; | |
318 | u64 bad_mt_xwr; | |
319 | }; | |
320 | ||
d657a98e ZX |
321 | /* |
322 | * x86 supports 3 paging modes (4-level 64-bit, 3-level 64-bit, and 2-level | |
323 | * 32-bit). The kvm_mmu structure abstracts the details of the current mmu | |
324 | * mode. | |
325 | */ | |
326 | struct kvm_mmu { | |
f43addd4 | 327 | void (*set_cr3)(struct kvm_vcpu *vcpu, unsigned long root); |
5777ed34 | 328 | unsigned long (*get_cr3)(struct kvm_vcpu *vcpu); |
e4e517b4 | 329 | u64 (*get_pdptr)(struct kvm_vcpu *vcpu, int index); |
78b2c54a XG |
330 | int (*page_fault)(struct kvm_vcpu *vcpu, gva_t gva, u32 err, |
331 | bool prefault); | |
6389ee94 AK |
332 | void (*inject_page_fault)(struct kvm_vcpu *vcpu, |
333 | struct x86_exception *fault); | |
1871c602 | 334 | gpa_t (*gva_to_gpa)(struct kvm_vcpu *vcpu, gva_t gva, u32 access, |
ab9ae313 | 335 | struct x86_exception *exception); |
54987b7a PB |
336 | gpa_t (*translate_gpa)(struct kvm_vcpu *vcpu, gpa_t gpa, u32 access, |
337 | struct x86_exception *exception); | |
e8bc217a | 338 | int (*sync_page)(struct kvm_vcpu *vcpu, |
a4a8e6f7 | 339 | struct kvm_mmu_page *sp); |
a7052897 | 340 | void (*invlpg)(struct kvm_vcpu *vcpu, gva_t gva); |
0f53b5b1 | 341 | void (*update_pte)(struct kvm_vcpu *vcpu, struct kvm_mmu_page *sp, |
7c562522 | 342 | u64 *spte, const void *pte); |
d657a98e | 343 | hpa_t root_hpa; |
a770f6f2 | 344 | union kvm_mmu_page_role base_role; |
ae1e2d10 PB |
345 | u8 root_level; |
346 | u8 shadow_root_level; | |
347 | u8 ept_ad; | |
c5a78f2b | 348 | bool direct_map; |
d657a98e | 349 | |
97d64b78 AK |
350 | /* |
351 | * Bitmap; bit set = permission fault | |
352 | * Byte index: page fault error code [4:1] | |
353 | * Bit index: pte permissions in ACC_* format | |
354 | */ | |
355 | u8 permissions[16]; | |
356 | ||
2d344105 HH |
357 | /* |
358 | * The pkru_mask indicates if protection key checks are needed. It | |
359 | * consists of 16 domains indexed by page fault error code bits [4:1], | |
360 | * with PFEC.RSVD replaced by ACC_USER_MASK from the page tables. | |
361 | * Each domain has 2 bits which are ANDed with AD and WD from PKRU. | |
362 | */ | |
363 | u32 pkru_mask; | |
364 | ||
d657a98e | 365 | u64 *pae_root; |
81407ca5 | 366 | u64 *lm_root; |
c258b62b XG |
367 | |
368 | /* | |
369 | * check zero bits on shadow page table entries, these | |
370 | * bits include not only hardware reserved bits but also | |
371 | * the bits spte never used. | |
372 | */ | |
373 | struct rsvd_bits_validate shadow_zero_check; | |
374 | ||
a0a64f50 | 375 | struct rsvd_bits_validate guest_rsvd_check; |
ff03a073 | 376 | |
6bb69c9b PB |
377 | /* Can have large pages at levels 2..last_nonleaf_level-1. */ |
378 | u8 last_nonleaf_level; | |
6fd01b71 | 379 | |
2d48a985 JR |
380 | bool nx; |
381 | ||
ff03a073 | 382 | u64 pdptrs[4]; /* pae */ |
d657a98e ZX |
383 | }; |
384 | ||
f5132b01 GN |
385 | enum pmc_type { |
386 | KVM_PMC_GP = 0, | |
387 | KVM_PMC_FIXED, | |
388 | }; | |
389 | ||
390 | struct kvm_pmc { | |
391 | enum pmc_type type; | |
392 | u8 idx; | |
393 | u64 counter; | |
394 | u64 eventsel; | |
395 | struct perf_event *perf_event; | |
396 | struct kvm_vcpu *vcpu; | |
397 | }; | |
398 | ||
399 | struct kvm_pmu { | |
400 | unsigned nr_arch_gp_counters; | |
401 | unsigned nr_arch_fixed_counters; | |
402 | unsigned available_event_types; | |
403 | u64 fixed_ctr_ctrl; | |
404 | u64 global_ctrl; | |
405 | u64 global_status; | |
406 | u64 global_ovf_ctrl; | |
407 | u64 counter_bitmask[2]; | |
408 | u64 global_ctrl_mask; | |
103af0a9 | 409 | u64 reserved_bits; |
f5132b01 | 410 | u8 version; |
15c7ad51 RR |
411 | struct kvm_pmc gp_counters[INTEL_PMC_MAX_GENERIC]; |
412 | struct kvm_pmc fixed_counters[INTEL_PMC_MAX_FIXED]; | |
f5132b01 GN |
413 | struct irq_work irq_work; |
414 | u64 reprogram_pmi; | |
415 | }; | |
416 | ||
25462f7f WH |
417 | struct kvm_pmu_ops; |
418 | ||
360b948d PB |
419 | enum { |
420 | KVM_DEBUGREG_BP_ENABLED = 1, | |
c77fb5fe | 421 | KVM_DEBUGREG_WONT_EXIT = 2, |
ae561ede | 422 | KVM_DEBUGREG_RELOAD = 4, |
360b948d PB |
423 | }; |
424 | ||
86fd5270 XG |
425 | struct kvm_mtrr_range { |
426 | u64 base; | |
427 | u64 mask; | |
19efffa2 | 428 | struct list_head node; |
86fd5270 XG |
429 | }; |
430 | ||
70109e7d | 431 | struct kvm_mtrr { |
86fd5270 | 432 | struct kvm_mtrr_range var_ranges[KVM_NR_VAR_MTRR]; |
70109e7d | 433 | mtrr_type fixed_ranges[KVM_NR_FIXED_MTRR_REGION]; |
10fac2dc | 434 | u64 deftype; |
19efffa2 XG |
435 | |
436 | struct list_head head; | |
70109e7d XG |
437 | }; |
438 | ||
1f4b34f8 AS |
439 | /* Hyper-V SynIC timer */ |
440 | struct kvm_vcpu_hv_stimer { | |
441 | struct hrtimer timer; | |
442 | int index; | |
443 | u64 config; | |
444 | u64 count; | |
445 | u64 exp_time; | |
446 | struct hv_message msg; | |
447 | bool msg_pending; | |
448 | }; | |
449 | ||
5c919412 AS |
450 | /* Hyper-V synthetic interrupt controller (SynIC)*/ |
451 | struct kvm_vcpu_hv_synic { | |
452 | u64 version; | |
453 | u64 control; | |
454 | u64 msg_page; | |
455 | u64 evt_page; | |
456 | atomic64_t sint[HV_SYNIC_SINT_COUNT]; | |
457 | atomic_t sint_to_gsi[HV_SYNIC_SINT_COUNT]; | |
458 | DECLARE_BITMAP(auto_eoi_bitmap, 256); | |
459 | DECLARE_BITMAP(vec_bitmap, 256); | |
460 | bool active; | |
461 | }; | |
462 | ||
e83d5887 AS |
463 | /* Hyper-V per vcpu emulation context */ |
464 | struct kvm_vcpu_hv { | |
465 | u64 hv_vapic; | |
9eec50b8 | 466 | s64 runtime_offset; |
5c919412 | 467 | struct kvm_vcpu_hv_synic synic; |
db397571 | 468 | struct kvm_hyperv_exit exit; |
1f4b34f8 AS |
469 | struct kvm_vcpu_hv_stimer stimer[HV_SYNIC_STIMER_COUNT]; |
470 | DECLARE_BITMAP(stimer_pending_bitmap, HV_SYNIC_STIMER_COUNT); | |
e83d5887 AS |
471 | }; |
472 | ||
ad312c7c | 473 | struct kvm_vcpu_arch { |
5fdbf976 MT |
474 | /* |
475 | * rip and regs accesses must go through | |
476 | * kvm_{register,rip}_{read,write} functions. | |
477 | */ | |
478 | unsigned long regs[NR_VCPU_REGS]; | |
479 | u32 regs_avail; | |
480 | u32 regs_dirty; | |
34c16eec ZX |
481 | |
482 | unsigned long cr0; | |
e8467fda | 483 | unsigned long cr0_guest_owned_bits; |
34c16eec ZX |
484 | unsigned long cr2; |
485 | unsigned long cr3; | |
486 | unsigned long cr4; | |
fc78f519 | 487 | unsigned long cr4_guest_owned_bits; |
34c16eec | 488 | unsigned long cr8; |
1371d904 | 489 | u32 hflags; |
f6801dff | 490 | u64 efer; |
34c16eec ZX |
491 | u64 apic_base; |
492 | struct kvm_lapic *apic; /* kernel irqchip context */ | |
d62caabb | 493 | bool apicv_active; |
6308630b | 494 | DECLARE_BITMAP(ioapic_handled_vectors, 256); |
41383771 | 495 | unsigned long apic_attention; |
e1035715 | 496 | int32_t apic_arb_prio; |
34c16eec | 497 | int mp_state; |
34c16eec | 498 | u64 ia32_misc_enable_msr; |
64d60670 | 499 | u64 smbase; |
b209749f | 500 | bool tpr_access_reporting; |
20300099 | 501 | u64 ia32_xss; |
34c16eec | 502 | |
14dfe855 JR |
503 | /* |
504 | * Paging state of the vcpu | |
505 | * | |
506 | * If the vcpu runs in guest mode with two level paging this still saves | |
507 | * the paging mode of the l1 guest. This context is always used to | |
508 | * handle faults. | |
509 | */ | |
34c16eec | 510 | struct kvm_mmu mmu; |
8df25a32 | 511 | |
6539e738 JR |
512 | /* |
513 | * Paging state of an L2 guest (used for nested npt) | |
514 | * | |
515 | * This context will save all necessary information to walk page tables | |
516 | * of the an L2 guest. This context is only initialized for page table | |
517 | * walking and not for faulting since we never handle l2 page faults on | |
518 | * the host. | |
519 | */ | |
520 | struct kvm_mmu nested_mmu; | |
521 | ||
14dfe855 JR |
522 | /* |
523 | * Pointer to the mmu context currently used for | |
524 | * gva_to_gpa translations. | |
525 | */ | |
526 | struct kvm_mmu *walk_mmu; | |
527 | ||
53c07b18 | 528 | struct kvm_mmu_memory_cache mmu_pte_list_desc_cache; |
34c16eec ZX |
529 | struct kvm_mmu_memory_cache mmu_page_cache; |
530 | struct kvm_mmu_memory_cache mmu_page_header_cache; | |
531 | ||
98918833 | 532 | struct fpu guest_fpu; |
2acf923e | 533 | u64 xcr0; |
d7876f1b | 534 | u64 guest_supported_xcr0; |
4344ee98 | 535 | u32 guest_xstate_size; |
34c16eec | 536 | |
34c16eec ZX |
537 | struct kvm_pio_request pio; |
538 | void *pio_data; | |
539 | ||
66fd3f7f GN |
540 | u8 event_exit_inst_len; |
541 | ||
298101da AK |
542 | struct kvm_queued_exception { |
543 | bool pending; | |
544 | bool has_error_code; | |
ce7ddec4 | 545 | bool reinject; |
298101da AK |
546 | u8 nr; |
547 | u32 error_code; | |
548 | } exception; | |
549 | ||
937a7eae AK |
550 | struct kvm_queued_interrupt { |
551 | bool pending; | |
66fd3f7f | 552 | bool soft; |
937a7eae AK |
553 | u8 nr; |
554 | } interrupt; | |
555 | ||
34c16eec ZX |
556 | int halt_request; /* real mode on Intel only */ |
557 | ||
558 | int cpuid_nent; | |
07716717 | 559 | struct kvm_cpuid_entry2 cpuid_entries[KVM_MAX_CPUID_ENTRIES]; |
5a4f55cd EK |
560 | |
561 | int maxphyaddr; | |
562 | ||
34c16eec ZX |
563 | /* emulate context */ |
564 | ||
565 | struct x86_emulate_ctxt emulate_ctxt; | |
7ae441ea GN |
566 | bool emulate_regs_need_sync_to_vcpu; |
567 | bool emulate_regs_need_sync_from_vcpu; | |
716d51ab | 568 | int (*complete_userspace_io)(struct kvm_vcpu *vcpu); |
18068523 GOC |
569 | |
570 | gpa_t time; | |
50d0a0f9 | 571 | struct pvclock_vcpu_time_info hv_clock; |
e48672fa | 572 | unsigned int hw_tsc_khz; |
0b79459b AH |
573 | struct gfn_to_hva_cache pv_time; |
574 | bool pv_time_enabled; | |
51d59c6b MT |
575 | /* set guest stopped flag in pvclock flags field */ |
576 | bool pvclock_set_guest_stopped_request; | |
c9aaa895 GC |
577 | |
578 | struct { | |
579 | u64 msr_val; | |
580 | u64 last_steal; | |
c9aaa895 GC |
581 | struct gfn_to_hva_cache stime; |
582 | struct kvm_steal_time steal; | |
583 | } st; | |
584 | ||
a545ab6a | 585 | u64 tsc_offset; |
1d5f066e | 586 | u64 last_guest_tsc; |
6f526ec5 | 587 | u64 last_host_tsc; |
0dd6a6ed | 588 | u64 tsc_offset_adjustment; |
e26101b1 ZA |
589 | u64 this_tsc_nsec; |
590 | u64 this_tsc_write; | |
0d3da0d2 | 591 | u64 this_tsc_generation; |
c285545f | 592 | bool tsc_catchup; |
cc578287 ZA |
593 | bool tsc_always_catchup; |
594 | s8 virtual_tsc_shift; | |
595 | u32 virtual_tsc_mult; | |
596 | u32 virtual_tsc_khz; | |
ba904635 | 597 | s64 ia32_tsc_adjust_msr; |
ad721883 | 598 | u64 tsc_scaling_ratio; |
3419ffc8 | 599 | |
7460fb4a AK |
600 | atomic_t nmi_queued; /* unprocessed asynchronous NMIs */ |
601 | unsigned nmi_pending; /* NMI queued after currently running handler */ | |
602 | bool nmi_injected; /* Trying to inject an NMI this entry */ | |
f077825a | 603 | bool smi_pending; /* SMI queued after currently running handler */ |
9ba075a6 | 604 | |
70109e7d | 605 | struct kvm_mtrr mtrr_state; |
7cb060a9 | 606 | u64 pat; |
42dbaa5a | 607 | |
360b948d | 608 | unsigned switch_db_regs; |
42dbaa5a JK |
609 | unsigned long db[KVM_NR_DB_REGS]; |
610 | unsigned long dr6; | |
611 | unsigned long dr7; | |
612 | unsigned long eff_db[KVM_NR_DB_REGS]; | |
c8639010 | 613 | unsigned long guest_debug_dr7; |
890ca9ae HY |
614 | |
615 | u64 mcg_cap; | |
616 | u64 mcg_status; | |
617 | u64 mcg_ctl; | |
c45dcc71 | 618 | u64 mcg_ext_ctl; |
890ca9ae | 619 | u64 *mce_banks; |
94fe45da | 620 | |
bebb106a XG |
621 | /* Cache MMIO info */ |
622 | u64 mmio_gva; | |
623 | unsigned access; | |
624 | gfn_t mmio_gfn; | |
56f17dd3 | 625 | u64 mmio_gen; |
bebb106a | 626 | |
f5132b01 GN |
627 | struct kvm_pmu pmu; |
628 | ||
94fe45da | 629 | /* used for guest single stepping over the given code position */ |
94fe45da | 630 | unsigned long singlestep_rip; |
f92653ee | 631 | |
e83d5887 | 632 | struct kvm_vcpu_hv hyperv; |
f5f48ee1 SY |
633 | |
634 | cpumask_var_t wbinvd_dirty_mask; | |
af585b92 | 635 | |
1cb3f3ae XG |
636 | unsigned long last_retry_eip; |
637 | unsigned long last_retry_addr; | |
638 | ||
af585b92 GN |
639 | struct { |
640 | bool halted; | |
641 | gfn_t gfns[roundup_pow_of_two(ASYNC_PF_PER_VCPU)]; | |
344d9588 GN |
642 | struct gfn_to_hva_cache data; |
643 | u64 msr_val; | |
7c90705b | 644 | u32 id; |
6adba527 | 645 | bool send_user_only; |
af585b92 | 646 | } apf; |
2b036c6b BO |
647 | |
648 | /* OSVW MSRs (AMD only) */ | |
649 | struct { | |
650 | u64 length; | |
651 | u64 status; | |
652 | } osvw; | |
ae7a2a3f MT |
653 | |
654 | struct { | |
655 | u64 msr_val; | |
656 | struct gfn_to_hva_cache data; | |
657 | } pv_eoi; | |
93c05d3e XG |
658 | |
659 | /* | |
660 | * Indicate whether the access faults on its page table in guest | |
661 | * which is set when fix page fault and used to detect unhandeable | |
662 | * instruction. | |
663 | */ | |
664 | bool write_fault_to_shadow_pgtable; | |
25d92081 YZ |
665 | |
666 | /* set at EPT violation at this point */ | |
667 | unsigned long exit_qualification; | |
6aef266c SV |
668 | |
669 | /* pv related host specific info */ | |
670 | struct { | |
671 | bool pv_unhalted; | |
672 | } pv; | |
7543a635 SR |
673 | |
674 | int pending_ioapic_eoi; | |
1c1a9ce9 | 675 | int pending_external_vector; |
0f89b207 TL |
676 | |
677 | /* GPA available (AMD only) */ | |
678 | bool gpa_available; | |
34c16eec ZX |
679 | }; |
680 | ||
db3fe4eb | 681 | struct kvm_lpage_info { |
92f94f1e | 682 | int disallow_lpage; |
db3fe4eb TY |
683 | }; |
684 | ||
685 | struct kvm_arch_memory_slot { | |
018aabb5 | 686 | struct kvm_rmap_head *rmap[KVM_NR_PAGE_SIZES]; |
db3fe4eb | 687 | struct kvm_lpage_info *lpage_info[KVM_NR_PAGE_SIZES - 1]; |
21ebbeda | 688 | unsigned short *gfn_track[KVM_PAGE_TRACK_MAX]; |
db3fe4eb TY |
689 | }; |
690 | ||
3548a259 RK |
691 | /* |
692 | * We use as the mode the number of bits allocated in the LDR for the | |
693 | * logical processor ID. It happens that these are all powers of two. | |
694 | * This makes it is very easy to detect cases where the APICs are | |
695 | * configured for multiple modes; in that case, we cannot use the map and | |
696 | * hence cannot use kvm_irq_delivery_to_apic_fast either. | |
697 | */ | |
698 | #define KVM_APIC_MODE_XAPIC_CLUSTER 4 | |
699 | #define KVM_APIC_MODE_XAPIC_FLAT 8 | |
700 | #define KVM_APIC_MODE_X2APIC 16 | |
701 | ||
1e08ec4a GN |
702 | struct kvm_apic_map { |
703 | struct rcu_head rcu; | |
3548a259 | 704 | u8 mode; |
0ca52e7b | 705 | u32 max_apic_id; |
e45115b6 RK |
706 | union { |
707 | struct kvm_lapic *xapic_flat_map[8]; | |
708 | struct kvm_lapic *xapic_cluster_map[16][4]; | |
709 | }; | |
0ca52e7b | 710 | struct kvm_lapic *phys_map[]; |
1e08ec4a GN |
711 | }; |
712 | ||
e83d5887 AS |
713 | /* Hyper-V emulation context */ |
714 | struct kvm_hv { | |
3f5ad8be | 715 | struct mutex hv_lock; |
e83d5887 AS |
716 | u64 hv_guest_os_id; |
717 | u64 hv_hypercall; | |
718 | u64 hv_tsc_page; | |
e7d9513b AS |
719 | |
720 | /* Hyper-v based guest crash (NT kernel bugcheck) parameters */ | |
721 | u64 hv_crash_param[HV_X64_MSR_CRASH_PARAMS]; | |
722 | u64 hv_crash_ctl; | |
095cf55d PB |
723 | |
724 | HV_REFERENCE_TSC_PAGE tsc_ref; | |
e83d5887 AS |
725 | }; |
726 | ||
49776faf RK |
727 | enum kvm_irqchip_mode { |
728 | KVM_IRQCHIP_NONE, | |
637e3f86 | 729 | KVM_IRQCHIP_INIT_IN_PROGRESS, /* temporarily set during creation */ |
49776faf RK |
730 | KVM_IRQCHIP_KERNEL, /* created with KVM_CREATE_IRQCHIP */ |
731 | KVM_IRQCHIP_SPLIT, /* created with KVM_CAP_SPLIT_IRQCHIP */ | |
732 | }; | |
733 | ||
fef9cce0 | 734 | struct kvm_arch { |
49d5ca26 | 735 | unsigned int n_used_mmu_pages; |
f05e70ac | 736 | unsigned int n_requested_mmu_pages; |
39de71ec | 737 | unsigned int n_max_mmu_pages; |
332b207d | 738 | unsigned int indirect_shadow_pages; |
5304b8d3 | 739 | unsigned long mmu_valid_gen; |
f05e70ac ZX |
740 | struct hlist_head mmu_page_hash[KVM_NUM_MMU_PAGES]; |
741 | /* | |
742 | * Hash table of struct kvm_mmu_page. | |
743 | */ | |
744 | struct list_head active_mmu_pages; | |
365c8868 | 745 | struct list_head zapped_obsolete_pages; |
13d268ca | 746 | struct kvm_page_track_notifier_node mmu_sp_tracker; |
0eb05bf2 | 747 | struct kvm_page_track_notifier_head track_notifier_head; |
365c8868 | 748 | |
4d5c5d0f | 749 | struct list_head assigned_dev_head; |
19de40a8 | 750 | struct iommu_domain *iommu_domain; |
d96eb2c6 | 751 | bool iommu_noncoherent; |
e0f0bbc5 AW |
752 | #define __KVM_HAVE_ARCH_NONCOHERENT_DMA |
753 | atomic_t noncoherent_dma_count; | |
5544eb9b PB |
754 | #define __KVM_HAVE_ARCH_ASSIGNED_DEVICE |
755 | atomic_t assigned_device_count; | |
d7deeeb0 ZX |
756 | struct kvm_pic *vpic; |
757 | struct kvm_ioapic *vioapic; | |
7837699f | 758 | struct kvm_pit *vpit; |
42720138 | 759 | atomic_t vapics_in_nmi_mode; |
1e08ec4a GN |
760 | struct mutex apic_map_lock; |
761 | struct kvm_apic_map *apic_map; | |
bfc6d222 | 762 | |
bfc6d222 | 763 | unsigned int tss_addr; |
c24ae0dc | 764 | bool apic_access_page_done; |
18068523 GOC |
765 | |
766 | gpa_t wall_clock; | |
b7ebfb05 | 767 | |
b7ebfb05 | 768 | bool ept_identity_pagetable_done; |
b927a3ce | 769 | gpa_t ept_identity_map_addr; |
5550af4d SY |
770 | |
771 | unsigned long irq_sources_bitmap; | |
afbcf7ab | 772 | s64 kvmclock_offset; |
038f8c11 | 773 | raw_spinlock_t tsc_write_lock; |
f38e098f | 774 | u64 last_tsc_nsec; |
f38e098f | 775 | u64 last_tsc_write; |
5d3cb0f6 | 776 | u32 last_tsc_khz; |
e26101b1 ZA |
777 | u64 cur_tsc_nsec; |
778 | u64 cur_tsc_write; | |
779 | u64 cur_tsc_offset; | |
0d3da0d2 | 780 | u64 cur_tsc_generation; |
b48aa97e | 781 | int nr_vcpus_matched_tsc; |
ffde22ac | 782 | |
d828199e MT |
783 | spinlock_t pvclock_gtod_sync_lock; |
784 | bool use_master_clock; | |
785 | u64 master_kernel_ns; | |
a5a1d1c2 | 786 | u64 master_cycle_now; |
7e44e449 | 787 | struct delayed_work kvmclock_update_work; |
332967a3 | 788 | struct delayed_work kvmclock_sync_work; |
d828199e | 789 | |
ffde22ac | 790 | struct kvm_xen_hvm_config xen_hvm_config; |
55cd8e5a | 791 | |
6ef768fa PB |
792 | /* reads protected by irq_srcu, writes by irq_lock */ |
793 | struct hlist_head mask_notifier_list; | |
794 | ||
e83d5887 | 795 | struct kvm_hv hyperv; |
b034cf01 XG |
796 | |
797 | #ifdef CONFIG_KVM_MMU_AUDIT | |
798 | int audit_point; | |
799 | #endif | |
54750f2c MT |
800 | |
801 | bool boot_vcpu_runs_old_kvmclock; | |
d71ba788 | 802 | u32 bsp_vcpu_id; |
90de4a18 NA |
803 | |
804 | u64 disabled_quirks; | |
49df6397 | 805 | |
49776faf | 806 | enum kvm_irqchip_mode irqchip_mode; |
b053b2ae | 807 | u8 nr_reserved_ioapic_pins; |
52004014 FW |
808 | |
809 | bool disabled_lapic_found; | |
44a95dae SS |
810 | |
811 | /* Struct members for AVIC */ | |
5ea11f2b | 812 | u32 avic_vm_id; |
18f40c53 | 813 | u32 ldr_mode; |
44a95dae SS |
814 | struct page *avic_logical_id_table_page; |
815 | struct page *avic_physical_id_table_page; | |
5881f737 | 816 | struct hlist_node hnode; |
37131313 RK |
817 | |
818 | bool x2apic_format; | |
c519265f | 819 | bool x2apic_broadcast_quirk_disabled; |
d69fb81f ZX |
820 | }; |
821 | ||
0711456c | 822 | struct kvm_vm_stat { |
8a7e75d4 SJS |
823 | ulong mmu_shadow_zapped; |
824 | ulong mmu_pte_write; | |
825 | ulong mmu_pte_updated; | |
826 | ulong mmu_pde_zapped; | |
827 | ulong mmu_flooded; | |
828 | ulong mmu_recycled; | |
829 | ulong mmu_cache_miss; | |
830 | ulong mmu_unsync; | |
831 | ulong remote_tlb_flush; | |
832 | ulong lpages; | |
f3414bc7 | 833 | ulong max_mmu_page_hash_collisions; |
0711456c ZX |
834 | }; |
835 | ||
77b4c255 | 836 | struct kvm_vcpu_stat { |
8a7e75d4 SJS |
837 | u64 pf_fixed; |
838 | u64 pf_guest; | |
839 | u64 tlb_flush; | |
840 | u64 invlpg; | |
841 | ||
842 | u64 exits; | |
843 | u64 io_exits; | |
844 | u64 mmio_exits; | |
845 | u64 signal_exits; | |
846 | u64 irq_window_exits; | |
847 | u64 nmi_window_exits; | |
848 | u64 halt_exits; | |
849 | u64 halt_successful_poll; | |
850 | u64 halt_attempted_poll; | |
851 | u64 halt_poll_invalid; | |
852 | u64 halt_wakeup; | |
853 | u64 request_irq_exits; | |
854 | u64 irq_exits; | |
855 | u64 host_state_reload; | |
856 | u64 efer_reload; | |
857 | u64 fpu_reload; | |
858 | u64 insn_emulation; | |
859 | u64 insn_emulation_fail; | |
860 | u64 hypercalls; | |
861 | u64 irq_injections; | |
862 | u64 nmi_injections; | |
0f1e261e | 863 | u64 req_event; |
77b4c255 | 864 | }; |
ad312c7c | 865 | |
8a76d7f2 JR |
866 | struct x86_instruction_info; |
867 | ||
8fe8ab46 WA |
868 | struct msr_data { |
869 | bool host_initiated; | |
870 | u32 index; | |
871 | u64 data; | |
872 | }; | |
873 | ||
cb5281a5 PB |
874 | struct kvm_lapic_irq { |
875 | u32 vector; | |
b7cb2231 PB |
876 | u16 delivery_mode; |
877 | u16 dest_mode; | |
878 | bool level; | |
879 | u16 trig_mode; | |
cb5281a5 PB |
880 | u32 shorthand; |
881 | u32 dest_id; | |
93bbf0b8 | 882 | bool msi_redir_hint; |
cb5281a5 PB |
883 | }; |
884 | ||
ea4a5ff8 ZX |
885 | struct kvm_x86_ops { |
886 | int (*cpu_has_kvm_support)(void); /* __init */ | |
887 | int (*disabled_by_bios)(void); /* __init */ | |
13a34e06 RK |
888 | int (*hardware_enable)(void); |
889 | void (*hardware_disable)(void); | |
ea4a5ff8 ZX |
890 | void (*check_processor_compatibility)(void *rtn); |
891 | int (*hardware_setup)(void); /* __init */ | |
892 | void (*hardware_unsetup)(void); /* __exit */ | |
774ead3a | 893 | bool (*cpu_has_accelerated_tpr)(void); |
6d396b55 | 894 | bool (*cpu_has_high_real_mode_segbase)(void); |
0e851880 | 895 | void (*cpuid_update)(struct kvm_vcpu *vcpu); |
ea4a5ff8 | 896 | |
03543133 SS |
897 | int (*vm_init)(struct kvm *kvm); |
898 | void (*vm_destroy)(struct kvm *kvm); | |
899 | ||
ea4a5ff8 ZX |
900 | /* Create, but do not attach this VCPU */ |
901 | struct kvm_vcpu *(*vcpu_create)(struct kvm *kvm, unsigned id); | |
902 | void (*vcpu_free)(struct kvm_vcpu *vcpu); | |
d28bc9dd | 903 | void (*vcpu_reset)(struct kvm_vcpu *vcpu, bool init_event); |
ea4a5ff8 ZX |
904 | |
905 | void (*prepare_guest_switch)(struct kvm_vcpu *vcpu); | |
906 | void (*vcpu_load)(struct kvm_vcpu *vcpu, int cpu); | |
907 | void (*vcpu_put)(struct kvm_vcpu *vcpu); | |
ea4a5ff8 | 908 | |
a96036b8 | 909 | void (*update_bp_intercept)(struct kvm_vcpu *vcpu); |
609e36d3 | 910 | int (*get_msr)(struct kvm_vcpu *vcpu, struct msr_data *msr); |
8fe8ab46 | 911 | int (*set_msr)(struct kvm_vcpu *vcpu, struct msr_data *msr); |
ea4a5ff8 ZX |
912 | u64 (*get_segment_base)(struct kvm_vcpu *vcpu, int seg); |
913 | void (*get_segment)(struct kvm_vcpu *vcpu, | |
914 | struct kvm_segment *var, int seg); | |
2e4d2653 | 915 | int (*get_cpl)(struct kvm_vcpu *vcpu); |
ea4a5ff8 ZX |
916 | void (*set_segment)(struct kvm_vcpu *vcpu, |
917 | struct kvm_segment *var, int seg); | |
918 | void (*get_cs_db_l_bits)(struct kvm_vcpu *vcpu, int *db, int *l); | |
e8467fda | 919 | void (*decache_cr0_guest_bits)(struct kvm_vcpu *vcpu); |
aff48baa | 920 | void (*decache_cr3)(struct kvm_vcpu *vcpu); |
ea4a5ff8 ZX |
921 | void (*decache_cr4_guest_bits)(struct kvm_vcpu *vcpu); |
922 | void (*set_cr0)(struct kvm_vcpu *vcpu, unsigned long cr0); | |
923 | void (*set_cr3)(struct kvm_vcpu *vcpu, unsigned long cr3); | |
5e1746d6 | 924 | int (*set_cr4)(struct kvm_vcpu *vcpu, unsigned long cr4); |
ea4a5ff8 | 925 | void (*set_efer)(struct kvm_vcpu *vcpu, u64 efer); |
89a27f4d GN |
926 | void (*get_idt)(struct kvm_vcpu *vcpu, struct desc_ptr *dt); |
927 | void (*set_idt)(struct kvm_vcpu *vcpu, struct desc_ptr *dt); | |
928 | void (*get_gdt)(struct kvm_vcpu *vcpu, struct desc_ptr *dt); | |
929 | void (*set_gdt)(struct kvm_vcpu *vcpu, struct desc_ptr *dt); | |
73aaf249 JK |
930 | u64 (*get_dr6)(struct kvm_vcpu *vcpu); |
931 | void (*set_dr6)(struct kvm_vcpu *vcpu, unsigned long value); | |
c77fb5fe | 932 | void (*sync_dirty_debug_regs)(struct kvm_vcpu *vcpu); |
020df079 | 933 | void (*set_dr7)(struct kvm_vcpu *vcpu, unsigned long value); |
5fdbf976 | 934 | void (*cache_reg)(struct kvm_vcpu *vcpu, enum kvm_reg reg); |
ea4a5ff8 ZX |
935 | unsigned long (*get_rflags)(struct kvm_vcpu *vcpu); |
936 | void (*set_rflags)(struct kvm_vcpu *vcpu, unsigned long rflags); | |
be94f6b7 | 937 | u32 (*get_pkru)(struct kvm_vcpu *vcpu); |
ea4a5ff8 ZX |
938 | |
939 | void (*tlb_flush)(struct kvm_vcpu *vcpu); | |
ea4a5ff8 | 940 | |
851ba692 AK |
941 | void (*run)(struct kvm_vcpu *vcpu); |
942 | int (*handle_exit)(struct kvm_vcpu *vcpu); | |
ea4a5ff8 | 943 | void (*skip_emulated_instruction)(struct kvm_vcpu *vcpu); |
2809f5d2 | 944 | void (*set_interrupt_shadow)(struct kvm_vcpu *vcpu, int mask); |
37ccdcbe | 945 | u32 (*get_interrupt_shadow)(struct kvm_vcpu *vcpu); |
ea4a5ff8 ZX |
946 | void (*patch_hypercall)(struct kvm_vcpu *vcpu, |
947 | unsigned char *hypercall_addr); | |
66fd3f7f | 948 | void (*set_irq)(struct kvm_vcpu *vcpu); |
95ba8273 | 949 | void (*set_nmi)(struct kvm_vcpu *vcpu); |
298101da | 950 | void (*queue_exception)(struct kvm_vcpu *vcpu, unsigned nr, |
ce7ddec4 JR |
951 | bool has_error_code, u32 error_code, |
952 | bool reinject); | |
b463a6f7 | 953 | void (*cancel_injection)(struct kvm_vcpu *vcpu); |
78646121 | 954 | int (*interrupt_allowed)(struct kvm_vcpu *vcpu); |
95ba8273 | 955 | int (*nmi_allowed)(struct kvm_vcpu *vcpu); |
3cfc3092 JK |
956 | bool (*get_nmi_mask)(struct kvm_vcpu *vcpu); |
957 | void (*set_nmi_mask)(struct kvm_vcpu *vcpu, bool masked); | |
c9a7953f JK |
958 | void (*enable_nmi_window)(struct kvm_vcpu *vcpu); |
959 | void (*enable_irq_window)(struct kvm_vcpu *vcpu); | |
95ba8273 | 960 | void (*update_cr8_intercept)(struct kvm_vcpu *vcpu, int tpr, int irr); |
d62caabb AS |
961 | bool (*get_enable_apicv)(void); |
962 | void (*refresh_apicv_exec_ctrl)(struct kvm_vcpu *vcpu); | |
c7c9c56c | 963 | void (*hwapic_irr_update)(struct kvm_vcpu *vcpu, int max_irr); |
67c9dddc | 964 | void (*hwapic_isr_update)(struct kvm_vcpu *vcpu, int isr); |
6308630b | 965 | void (*load_eoi_exitmap)(struct kvm_vcpu *vcpu, u64 *eoi_exit_bitmap); |
8d14695f | 966 | void (*set_virtual_x2apic_mode)(struct kvm_vcpu *vcpu, bool set); |
4256f43f | 967 | void (*set_apic_access_page_addr)(struct kvm_vcpu *vcpu, hpa_t hpa); |
a20ed54d | 968 | void (*deliver_posted_interrupt)(struct kvm_vcpu *vcpu, int vector); |
76dfafd5 | 969 | int (*sync_pir_to_irr)(struct kvm_vcpu *vcpu); |
ea4a5ff8 | 970 | int (*set_tss_addr)(struct kvm *kvm, unsigned int addr); |
67253af5 | 971 | int (*get_tdp_level)(void); |
4b12f0de | 972 | u64 (*get_mt_mask)(struct kvm_vcpu *vcpu, gfn_t gfn, bool is_mmio); |
17cc3935 | 973 | int (*get_lpage_level)(void); |
4e47c7a6 | 974 | bool (*rdtscp_supported)(void); |
ad756a16 | 975 | bool (*invpcid_supported)(void); |
344f414f | 976 | |
1c97f0a0 JR |
977 | void (*set_tdp_cr3)(struct kvm_vcpu *vcpu, unsigned long cr3); |
978 | ||
d4330ef2 JR |
979 | void (*set_supported_cpuid)(u32 func, struct kvm_cpuid_entry2 *entry); |
980 | ||
f5f48ee1 SY |
981 | bool (*has_wbinvd_exit)(void); |
982 | ||
99e3e30a ZA |
983 | void (*write_tsc_offset)(struct kvm_vcpu *vcpu, u64 offset); |
984 | ||
586f9607 | 985 | void (*get_exit_info)(struct kvm_vcpu *vcpu, u64 *info1, u64 *info2); |
8a76d7f2 JR |
986 | |
987 | int (*check_intercept)(struct kvm_vcpu *vcpu, | |
988 | struct x86_instruction_info *info, | |
989 | enum x86_intercept_stage stage); | |
a547c6db | 990 | void (*handle_external_intr)(struct kvm_vcpu *vcpu); |
da8999d3 | 991 | bool (*mpx_supported)(void); |
55412b2e | 992 | bool (*xsaves_supported)(void); |
b6b8a145 JK |
993 | |
994 | int (*check_nested_events)(struct kvm_vcpu *vcpu, bool external_intr); | |
ae97a3b8 RK |
995 | |
996 | void (*sched_in)(struct kvm_vcpu *kvm, int cpu); | |
88178fd4 KH |
997 | |
998 | /* | |
999 | * Arch-specific dirty logging hooks. These hooks are only supposed to | |
1000 | * be valid if the specific arch has hardware-accelerated dirty logging | |
1001 | * mechanism. Currently only for PML on VMX. | |
1002 | * | |
1003 | * - slot_enable_log_dirty: | |
1004 | * called when enabling log dirty mode for the slot. | |
1005 | * - slot_disable_log_dirty: | |
1006 | * called when disabling log dirty mode for the slot. | |
1007 | * also called when slot is created with log dirty disabled. | |
1008 | * - flush_log_dirty: | |
1009 | * called before reporting dirty_bitmap to userspace. | |
1010 | * - enable_log_dirty_pt_masked: | |
1011 | * called when reenabling log dirty for the GFNs in the mask after | |
1012 | * corresponding bits are cleared in slot->dirty_bitmap. | |
1013 | */ | |
1014 | void (*slot_enable_log_dirty)(struct kvm *kvm, | |
1015 | struct kvm_memory_slot *slot); | |
1016 | void (*slot_disable_log_dirty)(struct kvm *kvm, | |
1017 | struct kvm_memory_slot *slot); | |
1018 | void (*flush_log_dirty)(struct kvm *kvm); | |
1019 | void (*enable_log_dirty_pt_masked)(struct kvm *kvm, | |
1020 | struct kvm_memory_slot *slot, | |
1021 | gfn_t offset, unsigned long mask); | |
25462f7f WH |
1022 | /* pmu operations of sub-arch */ |
1023 | const struct kvm_pmu_ops *pmu_ops; | |
efc64404 | 1024 | |
bf9f6ac8 FW |
1025 | /* |
1026 | * Architecture specific hooks for vCPU blocking due to | |
1027 | * HLT instruction. | |
1028 | * Returns for .pre_block(): | |
1029 | * - 0 means continue to block the vCPU. | |
1030 | * - 1 means we cannot block the vCPU since some event | |
1031 | * happens during this period, such as, 'ON' bit in | |
1032 | * posted-interrupts descriptor is set. | |
1033 | */ | |
1034 | int (*pre_block)(struct kvm_vcpu *vcpu); | |
1035 | void (*post_block)(struct kvm_vcpu *vcpu); | |
d1ed092f SS |
1036 | |
1037 | void (*vcpu_blocking)(struct kvm_vcpu *vcpu); | |
1038 | void (*vcpu_unblocking)(struct kvm_vcpu *vcpu); | |
1039 | ||
efc64404 FW |
1040 | int (*update_pi_irte)(struct kvm *kvm, unsigned int host_irq, |
1041 | uint32_t guest_irq, bool set); | |
be8ca170 | 1042 | void (*apicv_post_state_restore)(struct kvm_vcpu *vcpu); |
ce7a058a YJ |
1043 | |
1044 | int (*set_hv_timer)(struct kvm_vcpu *vcpu, u64 guest_deadline_tsc); | |
1045 | void (*cancel_hv_timer)(struct kvm_vcpu *vcpu); | |
c45dcc71 AR |
1046 | |
1047 | void (*setup_mce)(struct kvm_vcpu *vcpu); | |
ea4a5ff8 ZX |
1048 | }; |
1049 | ||
af585b92 | 1050 | struct kvm_arch_async_pf { |
7c90705b | 1051 | u32 token; |
af585b92 | 1052 | gfn_t gfn; |
fb67e14f | 1053 | unsigned long cr3; |
c4806acd | 1054 | bool direct_map; |
af585b92 GN |
1055 | }; |
1056 | ||
97896d04 ZX |
1057 | extern struct kvm_x86_ops *kvm_x86_ops; |
1058 | ||
54f1585a ZX |
1059 | int kvm_mmu_module_init(void); |
1060 | void kvm_mmu_module_exit(void); | |
1061 | ||
1062 | void kvm_mmu_destroy(struct kvm_vcpu *vcpu); | |
1063 | int kvm_mmu_create(struct kvm_vcpu *vcpu); | |
8a3c1a33 | 1064 | void kvm_mmu_setup(struct kvm_vcpu *vcpu); |
13d268ca XG |
1065 | void kvm_mmu_init_vm(struct kvm *kvm); |
1066 | void kvm_mmu_uninit_vm(struct kvm *kvm); | |
7b52345e | 1067 | void kvm_mmu_set_mask_ptes(u64 user_mask, u64 accessed_mask, |
f160c7b7 JS |
1068 | u64 dirty_mask, u64 nx_mask, u64 x_mask, u64 p_mask, |
1069 | u64 acc_track_mask); | |
54f1585a | 1070 | |
8a3c1a33 | 1071 | void kvm_mmu_reset_context(struct kvm_vcpu *vcpu); |
1c91cad4 KH |
1072 | void kvm_mmu_slot_remove_write_access(struct kvm *kvm, |
1073 | struct kvm_memory_slot *memslot); | |
3ea3b7fa | 1074 | void kvm_mmu_zap_collapsible_sptes(struct kvm *kvm, |
f36f3f28 | 1075 | const struct kvm_memory_slot *memslot); |
f4b4b180 KH |
1076 | void kvm_mmu_slot_leaf_clear_dirty(struct kvm *kvm, |
1077 | struct kvm_memory_slot *memslot); | |
1078 | void kvm_mmu_slot_largepage_remove_write_access(struct kvm *kvm, | |
1079 | struct kvm_memory_slot *memslot); | |
1080 | void kvm_mmu_slot_set_dirty(struct kvm *kvm, | |
1081 | struct kvm_memory_slot *memslot); | |
1082 | void kvm_mmu_clear_dirty_pt_masked(struct kvm *kvm, | |
1083 | struct kvm_memory_slot *slot, | |
1084 | gfn_t gfn_offset, unsigned long mask); | |
54f1585a | 1085 | void kvm_mmu_zap_all(struct kvm *kvm); |
54bf36aa | 1086 | void kvm_mmu_invalidate_mmio_sptes(struct kvm *kvm, struct kvm_memslots *slots); |
3ad82a7e | 1087 | unsigned int kvm_mmu_calculate_mmu_pages(struct kvm *kvm); |
54f1585a ZX |
1088 | void kvm_mmu_change_mmu_pages(struct kvm *kvm, unsigned int kvm_nr_mmu_pages); |
1089 | ||
ff03a073 | 1090 | int load_pdptrs(struct kvm_vcpu *vcpu, struct kvm_mmu *mmu, unsigned long cr3); |
9ed38ffa | 1091 | bool pdptrs_changed(struct kvm_vcpu *vcpu); |
cc4b6871 | 1092 | |
3200f405 | 1093 | int emulator_write_phys(struct kvm_vcpu *vcpu, gpa_t gpa, |
9f811285 | 1094 | const void *val, int bytes); |
2f333bcb | 1095 | |
6ef768fa PB |
1096 | struct kvm_irq_mask_notifier { |
1097 | void (*func)(struct kvm_irq_mask_notifier *kimn, bool masked); | |
1098 | int irq; | |
1099 | struct hlist_node link; | |
1100 | }; | |
1101 | ||
1102 | void kvm_register_irq_mask_notifier(struct kvm *kvm, int irq, | |
1103 | struct kvm_irq_mask_notifier *kimn); | |
1104 | void kvm_unregister_irq_mask_notifier(struct kvm *kvm, int irq, | |
1105 | struct kvm_irq_mask_notifier *kimn); | |
1106 | void kvm_fire_mask_notifiers(struct kvm *kvm, unsigned irqchip, unsigned pin, | |
1107 | bool mask); | |
1108 | ||
2f333bcb | 1109 | extern bool tdp_enabled; |
9f811285 | 1110 | |
a3e06bbe LJ |
1111 | u64 vcpu_tsc_khz(struct kvm_vcpu *vcpu); |
1112 | ||
92a1f12d JR |
1113 | /* control of guest tsc rate supported? */ |
1114 | extern bool kvm_has_tsc_control; | |
92a1f12d JR |
1115 | /* maximum supported tsc_khz for guests */ |
1116 | extern u32 kvm_max_guest_tsc_khz; | |
bc9b961b HZ |
1117 | /* number of bits of the fractional part of the TSC scaling ratio */ |
1118 | extern u8 kvm_tsc_scaling_ratio_frac_bits; | |
1119 | /* maximum allowed value of TSC scaling ratio */ | |
1120 | extern u64 kvm_max_tsc_scaling_ratio; | |
64672c95 YJ |
1121 | /* 1ull << kvm_tsc_scaling_ratio_frac_bits */ |
1122 | extern u64 kvm_default_tsc_scaling_ratio; | |
92a1f12d | 1123 | |
c45dcc71 | 1124 | extern u64 kvm_mce_cap_supported; |
92a1f12d | 1125 | |
54f1585a | 1126 | enum emulation_result { |
ac0a48c3 PB |
1127 | EMULATE_DONE, /* no further processing */ |
1128 | EMULATE_USER_EXIT, /* kvm_run ready for userspace exit */ | |
54f1585a ZX |
1129 | EMULATE_FAIL, /* can't emulate this instruction */ |
1130 | }; | |
1131 | ||
571008da SY |
1132 | #define EMULTYPE_NO_DECODE (1 << 0) |
1133 | #define EMULTYPE_TRAP_UD (1 << 1) | |
ba8afb6b | 1134 | #define EMULTYPE_SKIP (1 << 2) |
1cb3f3ae | 1135 | #define EMULTYPE_RETRY (1 << 3) |
991eebf9 | 1136 | #define EMULTYPE_NO_REEXECUTE (1 << 4) |
dc25e89e AP |
1137 | int x86_emulate_instruction(struct kvm_vcpu *vcpu, unsigned long cr2, |
1138 | int emulation_type, void *insn, int insn_len); | |
51d8b661 AP |
1139 | |
1140 | static inline int emulate_instruction(struct kvm_vcpu *vcpu, | |
1141 | int emulation_type) | |
1142 | { | |
dc25e89e | 1143 | return x86_emulate_instruction(vcpu, 0, emulation_type, NULL, 0); |
51d8b661 AP |
1144 | } |
1145 | ||
f2b4b7dd | 1146 | void kvm_enable_efer_bits(u64); |
384bb783 | 1147 | bool kvm_valid_efer(struct kvm_vcpu *vcpu, u64 efer); |
609e36d3 | 1148 | int kvm_get_msr(struct kvm_vcpu *vcpu, struct msr_data *msr); |
8fe8ab46 | 1149 | int kvm_set_msr(struct kvm_vcpu *vcpu, struct msr_data *msr); |
54f1585a ZX |
1150 | |
1151 | struct x86_emulate_ctxt; | |
1152 | ||
cf8f70bf | 1153 | int kvm_fast_pio_out(struct kvm_vcpu *vcpu, int size, unsigned short port); |
8370c3d0 | 1154 | int kvm_fast_pio_in(struct kvm_vcpu *vcpu, int size, unsigned short port); |
6a908b62 | 1155 | int kvm_emulate_cpuid(struct kvm_vcpu *vcpu); |
54f1585a | 1156 | int kvm_emulate_halt(struct kvm_vcpu *vcpu); |
5cb56059 | 1157 | int kvm_vcpu_halt(struct kvm_vcpu *vcpu); |
f5f48ee1 | 1158 | int kvm_emulate_wbinvd(struct kvm_vcpu *vcpu); |
54f1585a | 1159 | |
3e6e0aab | 1160 | void kvm_get_segment(struct kvm_vcpu *vcpu, struct kvm_segment *var, int seg); |
c697518a | 1161 | int kvm_load_segment_descriptor(struct kvm_vcpu *vcpu, u16 selector, int seg); |
2b4a273b | 1162 | void kvm_vcpu_deliver_sipi_vector(struct kvm_vcpu *vcpu, u8 vector); |
3e6e0aab | 1163 | |
7f3d35fd KW |
1164 | int kvm_task_switch(struct kvm_vcpu *vcpu, u16 tss_selector, int idt_index, |
1165 | int reason, bool has_error_code, u32 error_code); | |
37817f29 | 1166 | |
49a9b07e | 1167 | int kvm_set_cr0(struct kvm_vcpu *vcpu, unsigned long cr0); |
2390218b | 1168 | int kvm_set_cr3(struct kvm_vcpu *vcpu, unsigned long cr3); |
a83b29c6 | 1169 | int kvm_set_cr4(struct kvm_vcpu *vcpu, unsigned long cr4); |
eea1cff9 | 1170 | int kvm_set_cr8(struct kvm_vcpu *vcpu, unsigned long cr8); |
020df079 GN |
1171 | int kvm_set_dr(struct kvm_vcpu *vcpu, int dr, unsigned long val); |
1172 | int kvm_get_dr(struct kvm_vcpu *vcpu, int dr, unsigned long *val); | |
2d3ad1f4 AK |
1173 | unsigned long kvm_get_cr8(struct kvm_vcpu *vcpu); |
1174 | void kvm_lmsw(struct kvm_vcpu *vcpu, unsigned long msw); | |
54f1585a | 1175 | void kvm_get_cs_db_l_bits(struct kvm_vcpu *vcpu, int *db, int *l); |
2acf923e | 1176 | int kvm_set_xcr(struct kvm_vcpu *vcpu, u32 index, u64 xcr); |
54f1585a | 1177 | |
609e36d3 | 1178 | int kvm_get_msr_common(struct kvm_vcpu *vcpu, struct msr_data *msr); |
8fe8ab46 | 1179 | int kvm_set_msr_common(struct kvm_vcpu *vcpu, struct msr_data *msr); |
54f1585a | 1180 | |
91586a3b JK |
1181 | unsigned long kvm_get_rflags(struct kvm_vcpu *vcpu); |
1182 | void kvm_set_rflags(struct kvm_vcpu *vcpu, unsigned long rflags); | |
022cd0e8 | 1183 | bool kvm_rdpmc(struct kvm_vcpu *vcpu); |
91586a3b | 1184 | |
298101da AK |
1185 | void kvm_queue_exception(struct kvm_vcpu *vcpu, unsigned nr); |
1186 | void kvm_queue_exception_e(struct kvm_vcpu *vcpu, unsigned nr, u32 error_code); | |
ce7ddec4 JR |
1187 | void kvm_requeue_exception(struct kvm_vcpu *vcpu, unsigned nr); |
1188 | void kvm_requeue_exception_e(struct kvm_vcpu *vcpu, unsigned nr, u32 error_code); | |
6389ee94 | 1189 | void kvm_inject_page_fault(struct kvm_vcpu *vcpu, struct x86_exception *fault); |
ec92fe44 JR |
1190 | int kvm_read_guest_page_mmu(struct kvm_vcpu *vcpu, struct kvm_mmu *mmu, |
1191 | gfn_t gfn, void *data, int offset, int len, | |
1192 | u32 access); | |
0a79b009 | 1193 | bool kvm_require_cpl(struct kvm_vcpu *vcpu, int required_cpl); |
16f8a6f9 | 1194 | bool kvm_require_dr(struct kvm_vcpu *vcpu, int dr); |
298101da | 1195 | |
1a577b72 MT |
1196 | static inline int __kvm_irq_line_state(unsigned long *irq_state, |
1197 | int irq_source_id, int level) | |
1198 | { | |
1199 | /* Logical OR for level trig interrupt */ | |
1200 | if (level) | |
1201 | __set_bit(irq_source_id, irq_state); | |
1202 | else | |
1203 | __clear_bit(irq_source_id, irq_state); | |
1204 | ||
1205 | return !!(*irq_state); | |
1206 | } | |
1207 | ||
1208 | int kvm_pic_set_irq(struct kvm_pic *pic, int irq, int irq_source_id, int level); | |
1209 | void kvm_pic_clear_all(struct kvm_pic *pic, int irq_source_id); | |
3de42dc0 | 1210 | |
3419ffc8 SY |
1211 | void kvm_inject_nmi(struct kvm_vcpu *vcpu); |
1212 | ||
1cb3f3ae | 1213 | int kvm_mmu_unprotect_page(struct kvm *kvm, gfn_t gfn); |
54f1585a ZX |
1214 | int kvm_mmu_unprotect_page_virt(struct kvm_vcpu *vcpu, gva_t gva); |
1215 | void __kvm_mmu_free_some_pages(struct kvm_vcpu *vcpu); | |
1216 | int kvm_mmu_load(struct kvm_vcpu *vcpu); | |
1217 | void kvm_mmu_unload(struct kvm_vcpu *vcpu); | |
0ba73cda | 1218 | void kvm_mmu_sync_roots(struct kvm_vcpu *vcpu); |
54987b7a PB |
1219 | gpa_t translate_nested_gpa(struct kvm_vcpu *vcpu, gpa_t gpa, u32 access, |
1220 | struct x86_exception *exception); | |
ab9ae313 AK |
1221 | gpa_t kvm_mmu_gva_to_gpa_read(struct kvm_vcpu *vcpu, gva_t gva, |
1222 | struct x86_exception *exception); | |
1223 | gpa_t kvm_mmu_gva_to_gpa_fetch(struct kvm_vcpu *vcpu, gva_t gva, | |
1224 | struct x86_exception *exception); | |
1225 | gpa_t kvm_mmu_gva_to_gpa_write(struct kvm_vcpu *vcpu, gva_t gva, | |
1226 | struct x86_exception *exception); | |
1227 | gpa_t kvm_mmu_gva_to_gpa_system(struct kvm_vcpu *vcpu, gva_t gva, | |
1228 | struct x86_exception *exception); | |
54f1585a | 1229 | |
d62caabb AS |
1230 | void kvm_vcpu_deactivate_apicv(struct kvm_vcpu *vcpu); |
1231 | ||
54f1585a ZX |
1232 | int kvm_emulate_hypercall(struct kvm_vcpu *vcpu); |
1233 | ||
14727754 | 1234 | int kvm_mmu_page_fault(struct kvm_vcpu *vcpu, gva_t gva, u64 error_code, |
dc25e89e | 1235 | void *insn, int insn_len); |
a7052897 | 1236 | void kvm_mmu_invlpg(struct kvm_vcpu *vcpu, gva_t gva); |
d8d173da | 1237 | void kvm_mmu_new_cr3(struct kvm_vcpu *vcpu); |
34c16eec | 1238 | |
18552672 | 1239 | void kvm_enable_tdp(void); |
5f4cb662 | 1240 | void kvm_disable_tdp(void); |
18552672 | 1241 | |
54987b7a PB |
1242 | static inline gpa_t translate_gpa(struct kvm_vcpu *vcpu, gpa_t gpa, u32 access, |
1243 | struct x86_exception *exception) | |
e459e322 XG |
1244 | { |
1245 | return gpa; | |
1246 | } | |
1247 | ||
ec6d273d ZX |
1248 | static inline struct kvm_mmu_page *page_header(hpa_t shadow_page) |
1249 | { | |
1250 | struct page *page = pfn_to_page(shadow_page >> PAGE_SHIFT); | |
1251 | ||
1252 | return (struct kvm_mmu_page *)page_private(page); | |
1253 | } | |
1254 | ||
d6e88aec | 1255 | static inline u16 kvm_read_ldt(void) |
ec6d273d ZX |
1256 | { |
1257 | u16 ldt; | |
1258 | asm("sldt %0" : "=g"(ldt)); | |
1259 | return ldt; | |
1260 | } | |
1261 | ||
d6e88aec | 1262 | static inline void kvm_load_ldt(u16 sel) |
ec6d273d ZX |
1263 | { |
1264 | asm("lldt %0" : : "rm"(sel)); | |
1265 | } | |
ec6d273d | 1266 | |
ec6d273d ZX |
1267 | #ifdef CONFIG_X86_64 |
1268 | static inline unsigned long read_msr(unsigned long msr) | |
1269 | { | |
1270 | u64 value; | |
1271 | ||
1272 | rdmsrl(msr, value); | |
1273 | return value; | |
1274 | } | |
1275 | #endif | |
1276 | ||
ec6d273d ZX |
1277 | static inline u32 get_rdx_init_val(void) |
1278 | { | |
1279 | return 0x600; /* P6 family */ | |
1280 | } | |
1281 | ||
c1a5d4f9 AK |
1282 | static inline void kvm_inject_gp(struct kvm_vcpu *vcpu, u32 error_code) |
1283 | { | |
1284 | kvm_queue_exception_e(vcpu, GP_VECTOR, error_code); | |
1285 | } | |
1286 | ||
854e8bb1 NA |
1287 | static inline u64 get_canonical(u64 la) |
1288 | { | |
1289 | return ((int64_t)la << 16) >> 16; | |
1290 | } | |
1291 | ||
1292 | static inline bool is_noncanonical_address(u64 la) | |
1293 | { | |
1294 | #ifdef CONFIG_X86_64 | |
1295 | return get_canonical(la) != la; | |
1296 | #else | |
1297 | return false; | |
1298 | #endif | |
1299 | } | |
1300 | ||
ec6d273d ZX |
1301 | #define TSS_IOPB_BASE_OFFSET 0x66 |
1302 | #define TSS_BASE_SIZE 0x68 | |
1303 | #define TSS_IOPB_SIZE (65536 / 8) | |
1304 | #define TSS_REDIRECTION_SIZE (256 / 8) | |
7d76b4d3 JP |
1305 | #define RMODE_TSS_SIZE \ |
1306 | (TSS_BASE_SIZE + TSS_REDIRECTION_SIZE + TSS_IOPB_SIZE + 1) | |
53e0aa7b | 1307 | |
37817f29 IE |
1308 | enum { |
1309 | TASK_SWITCH_CALL = 0, | |
1310 | TASK_SWITCH_IRET = 1, | |
1311 | TASK_SWITCH_JMP = 2, | |
1312 | TASK_SWITCH_GATE = 3, | |
1313 | }; | |
1314 | ||
1371d904 | 1315 | #define HF_GIF_MASK (1 << 0) |
3d6368ef AG |
1316 | #define HF_HIF_MASK (1 << 1) |
1317 | #define HF_VINTR_MASK (1 << 2) | |
95ba8273 | 1318 | #define HF_NMI_MASK (1 << 3) |
44c11430 | 1319 | #define HF_IRET_MASK (1 << 4) |
ec9e60b2 | 1320 | #define HF_GUEST_MASK (1 << 5) /* VCPU is in guest-mode */ |
f077825a PB |
1321 | #define HF_SMM_MASK (1 << 6) |
1322 | #define HF_SMM_INSIDE_NMI_MASK (1 << 7) | |
1371d904 | 1323 | |
699023e2 PB |
1324 | #define __KVM_VCPU_MULTIPLE_ADDRESS_SPACE |
1325 | #define KVM_ADDRESS_SPACE_NUM 2 | |
1326 | ||
1327 | #define kvm_arch_vcpu_memslots_id(vcpu) ((vcpu)->arch.hflags & HF_SMM_MASK ? 1 : 0) | |
1328 | #define kvm_memslots_for_spte_role(kvm, role) __kvm_memslots(kvm, (role).smm) | |
1371d904 | 1329 | |
4ecac3fd AK |
1330 | /* |
1331 | * Hardware virtualization extension instructions may fault if a | |
1332 | * reboot turns off virtualization while processes are running. | |
1333 | * Trap the fault and ignore the instruction if that happens. | |
1334 | */ | |
b7c4145b | 1335 | asmlinkage void kvm_spurious_fault(void); |
4ecac3fd | 1336 | |
5e520e62 | 1337 | #define ____kvm_handle_fault_on_reboot(insn, cleanup_insn) \ |
4ecac3fd | 1338 | "666: " insn "\n\t" \ |
b7c4145b | 1339 | "668: \n\t" \ |
18b13e54 | 1340 | ".pushsection .fixup, \"ax\" \n" \ |
4ecac3fd | 1341 | "667: \n\t" \ |
5e520e62 | 1342 | cleanup_insn "\n\t" \ |
b7c4145b AK |
1343 | "cmpb $0, kvm_rebooting \n\t" \ |
1344 | "jne 668b \n\t" \ | |
8ceed347 | 1345 | __ASM_SIZE(push) " $666b \n\t" \ |
b7c4145b | 1346 | "call kvm_spurious_fault \n\t" \ |
4ecac3fd | 1347 | ".popsection \n\t" \ |
3ee89722 | 1348 | _ASM_EXTABLE(666b, 667b) |
4ecac3fd | 1349 | |
5e520e62 AK |
1350 | #define __kvm_handle_fault_on_reboot(insn) \ |
1351 | ____kvm_handle_fault_on_reboot(insn, "") | |
1352 | ||
e930bffe AA |
1353 | #define KVM_ARCH_WANT_MMU_NOTIFIER |
1354 | int kvm_unmap_hva(struct kvm *kvm, unsigned long hva); | |
b3ae2096 | 1355 | int kvm_unmap_hva_range(struct kvm *kvm, unsigned long start, unsigned long end); |
57128468 | 1356 | int kvm_age_hva(struct kvm *kvm, unsigned long start, unsigned long end); |
8ee53820 | 1357 | int kvm_test_age_hva(struct kvm *kvm, unsigned long hva); |
3da0dd43 | 1358 | void kvm_set_spte_hva(struct kvm *kvm, unsigned long hva, pte_t pte); |
c7c9c56c | 1359 | int kvm_cpu_has_injectable_intr(struct kvm_vcpu *v); |
a1b37100 GN |
1360 | int kvm_cpu_has_interrupt(struct kvm_vcpu *vcpu); |
1361 | int kvm_arch_interrupt_allowed(struct kvm_vcpu *vcpu); | |
0b71785d | 1362 | int kvm_cpu_get_interrupt(struct kvm_vcpu *v); |
d28bc9dd | 1363 | void kvm_vcpu_reset(struct kvm_vcpu *vcpu, bool init_event); |
4256f43f | 1364 | void kvm_vcpu_reload_apic_access_page(struct kvm_vcpu *vcpu); |
fe71557a TC |
1365 | void kvm_arch_mmu_notifier_invalidate_page(struct kvm *kvm, |
1366 | unsigned long address); | |
e930bffe | 1367 | |
18863bdd | 1368 | void kvm_define_shared_msr(unsigned index, u32 msr); |
8b3c3104 | 1369 | int kvm_set_shared_msr(unsigned index, u64 val, u64 mask); |
18863bdd | 1370 | |
35181e86 | 1371 | u64 kvm_scale_tsc(struct kvm_vcpu *vcpu, u64 tsc); |
4ba76538 | 1372 | u64 kvm_read_l1_tsc(struct kvm_vcpu *vcpu, u64 host_tsc); |
35181e86 | 1373 | |
82b32774 | 1374 | unsigned long kvm_get_linear_rip(struct kvm_vcpu *vcpu); |
f92653ee JK |
1375 | bool kvm_is_linear_rip(struct kvm_vcpu *vcpu, unsigned long linear_rip); |
1376 | ||
2860c4b1 PB |
1377 | void kvm_make_mclock_inprogress_request(struct kvm *kvm); |
1378 | void kvm_make_scan_ioapic_request(struct kvm *kvm); | |
1379 | ||
af585b92 GN |
1380 | void kvm_arch_async_page_not_present(struct kvm_vcpu *vcpu, |
1381 | struct kvm_async_pf *work); | |
1382 | void kvm_arch_async_page_present(struct kvm_vcpu *vcpu, | |
1383 | struct kvm_async_pf *work); | |
56028d08 GN |
1384 | void kvm_arch_async_page_ready(struct kvm_vcpu *vcpu, |
1385 | struct kvm_async_pf *work); | |
7c90705b | 1386 | bool kvm_arch_can_inject_async_page_present(struct kvm_vcpu *vcpu); |
af585b92 GN |
1387 | extern bool kvm_find_async_pf_gfn(struct kvm_vcpu *vcpu, gfn_t gfn); |
1388 | ||
6affcbed KH |
1389 | int kvm_skip_emulated_instruction(struct kvm_vcpu *vcpu); |
1390 | int kvm_complete_insn_gp(struct kvm_vcpu *vcpu, int err); | |
db8fcefa | 1391 | |
f5132b01 GN |
1392 | int kvm_is_in_guest(void); |
1393 | ||
1d8007bd PB |
1394 | int __x86_set_memory_region(struct kvm *kvm, int id, gpa_t gpa, u32 size); |
1395 | int x86_set_memory_region(struct kvm *kvm, int id, gpa_t gpa, u32 size); | |
d71ba788 PB |
1396 | bool kvm_vcpu_is_reset_bsp(struct kvm_vcpu *vcpu); |
1397 | bool kvm_vcpu_is_bsp(struct kvm_vcpu *vcpu); | |
f5132b01 | 1398 | |
8feb4a04 FW |
1399 | bool kvm_intr_is_single_vcpu(struct kvm *kvm, struct kvm_lapic_irq *irq, |
1400 | struct kvm_vcpu **dest_vcpu); | |
1401 | ||
37131313 | 1402 | void kvm_set_msi_irq(struct kvm *kvm, struct kvm_kernel_irq_routing_entry *e, |
d84f1e07 | 1403 | struct kvm_lapic_irq *irq); |
197a4f4b | 1404 | |
d1ed092f SS |
1405 | static inline void kvm_arch_vcpu_blocking(struct kvm_vcpu *vcpu) |
1406 | { | |
1407 | if (kvm_x86_ops->vcpu_blocking) | |
1408 | kvm_x86_ops->vcpu_blocking(vcpu); | |
1409 | } | |
1410 | ||
1411 | static inline void kvm_arch_vcpu_unblocking(struct kvm_vcpu *vcpu) | |
1412 | { | |
1413 | if (kvm_x86_ops->vcpu_unblocking) | |
1414 | kvm_x86_ops->vcpu_unblocking(vcpu); | |
1415 | } | |
1416 | ||
3491caf2 | 1417 | static inline void kvm_arch_vcpu_block_finish(struct kvm_vcpu *vcpu) {} |
3217f7c2 | 1418 | |
7d669f50 SS |
1419 | static inline int kvm_cpu_get_apicid(int mps_cpu) |
1420 | { | |
1421 | #ifdef CONFIG_X86_LOCAL_APIC | |
1422 | return __default_cpu_present_to_apicid(mps_cpu); | |
1423 | #else | |
1424 | WARN_ON_ONCE(1); | |
1425 | return BAD_APICID; | |
1426 | #endif | |
1427 | } | |
1428 | ||
1965aae3 | 1429 | #endif /* _ASM_X86_KVM_HOST_H */ |