]> git.proxmox.com Git - mirror_ubuntu-bionic-kernel.git/blame - arch/x86/include/asm/kvm_host.h
KVM: X86: Propagate fetch faults
[mirror_ubuntu-bionic-kernel.git] / arch / x86 / include / asm / kvm_host.h
CommitLineData
a656c8ef 1/*
043405e1
CO
2 * Kernel-based Virtual Machine driver for Linux
3 *
4 * This header defines architecture specific interfaces, x86 version
5 *
6 * This work is licensed under the terms of the GNU GPL, version 2. See
7 * the COPYING file in the top-level directory.
8 *
9 */
10
1965aae3
PA
11#ifndef _ASM_X86_KVM_HOST_H
12#define _ASM_X86_KVM_HOST_H
043405e1 13
34c16eec
ZX
14#include <linux/types.h>
15#include <linux/mm.h>
e930bffe 16#include <linux/mmu_notifier.h>
229456fc 17#include <linux/tracepoint.h>
f5f48ee1 18#include <linux/cpumask.h>
34c16eec
ZX
19
20#include <linux/kvm.h>
21#include <linux/kvm_para.h>
edf88417 22#include <linux/kvm_types.h>
34c16eec 23
50d0a0f9 24#include <asm/pvclock-abi.h>
e01a1b57 25#include <asm/desc.h>
0bed3b56 26#include <asm/mtrr.h>
9962d032 27#include <asm/msr-index.h>
e01a1b57 28
0680fe52 29#define KVM_MAX_VCPUS 64
69a9f69b
AK
30#define KVM_MEMORY_SLOTS 32
31/* memory slots that does not exposed to userspace */
32#define KVM_PRIVATE_MEM_SLOTS 4
33
34#define KVM_PIO_PAGE_OFFSET 1
542472b5 35#define KVM_COALESCED_MMIO_PAGE_OFFSET 2
69a9f69b 36
cd6e8f87
ZX
37#define CR3_PAE_RESERVED_BITS ((X86_CR3_PWT | X86_CR3_PCD) - 1)
38#define CR3_NONPAE_RESERVED_BITS ((PAGE_SIZE-1) & ~(X86_CR3_PWT | X86_CR3_PCD))
7d76b4d3
JP
39#define CR3_L_MODE_RESERVED_BITS (CR3_NONPAE_RESERVED_BITS | \
40 0xFFFFFF0000000000ULL)
cd6e8f87 41
cd6e8f87 42#define INVALID_PAGE (~(hpa_t)0)
dd180b3e
XG
43#define VALID_PAGE(x) ((x) != INVALID_PAGE)
44
cd6e8f87
ZX
45#define UNMAPPED_GVA (~(gpa_t)0)
46
ec04b260 47/* KVM Hugepage definitions for x86 */
04326caa 48#define KVM_NR_PAGE_SIZES 3
82855413
JR
49#define KVM_HPAGE_GFN_SHIFT(x) (((x) - 1) * 9)
50#define KVM_HPAGE_SHIFT(x) (PAGE_SHIFT + KVM_HPAGE_GFN_SHIFT(x))
ec04b260
JR
51#define KVM_HPAGE_SIZE(x) (1UL << KVM_HPAGE_SHIFT(x))
52#define KVM_HPAGE_MASK(x) (~(KVM_HPAGE_SIZE(x) - 1))
53#define KVM_PAGES_PER_HPAGE(x) (KVM_HPAGE_SIZE(x) / PAGE_SIZE)
05da4558 54
cd6e8f87 55#define DE_VECTOR 0
19bd8afd 56#define DB_VECTOR 1
77ab6db0
JK
57#define BP_VECTOR 3
58#define OF_VECTOR 4
59#define BR_VECTOR 5
cd6e8f87
ZX
60#define UD_VECTOR 6
61#define NM_VECTOR 7
62#define DF_VECTOR 8
63#define TS_VECTOR 10
64#define NP_VECTOR 11
65#define SS_VECTOR 12
66#define GP_VECTOR 13
67#define PF_VECTOR 14
77ab6db0 68#define MF_VECTOR 16
53371b50 69#define MC_VECTOR 18
cd6e8f87
ZX
70
71#define SELECTOR_TI_MASK (1 << 2)
72#define SELECTOR_RPL_MASK 0x03
73
74#define IOPL_SHIFT 12
75
d657a98e
ZX
76#define KVM_PERMILLE_MMU_PAGES 20
77#define KVM_MIN_ALLOC_MMU_PAGES 64
1ae0a13d
DE
78#define KVM_MMU_HASH_SHIFT 10
79#define KVM_NUM_MMU_PAGES (1 << KVM_MMU_HASH_SHIFT)
d657a98e
ZX
80#define KVM_MIN_FREE_MMU_PAGES 5
81#define KVM_REFILL_PAGES 25
82#define KVM_MAX_CPUID_ENTRIES 40
0bed3b56 83#define KVM_NR_FIXED_MTRR_REGION 88
9ba075a6 84#define KVM_NR_VAR_MTRR 8
d657a98e 85
e9b11c17
ZX
86extern spinlock_t kvm_lock;
87extern struct list_head vm_list;
88
d657a98e
ZX
89struct kvm_vcpu;
90struct kvm;
91
5fdbf976 92enum kvm_reg {
2b3ccfa0
ZX
93 VCPU_REGS_RAX = 0,
94 VCPU_REGS_RCX = 1,
95 VCPU_REGS_RDX = 2,
96 VCPU_REGS_RBX = 3,
97 VCPU_REGS_RSP = 4,
98 VCPU_REGS_RBP = 5,
99 VCPU_REGS_RSI = 6,
100 VCPU_REGS_RDI = 7,
101#ifdef CONFIG_X86_64
102 VCPU_REGS_R8 = 8,
103 VCPU_REGS_R9 = 9,
104 VCPU_REGS_R10 = 10,
105 VCPU_REGS_R11 = 11,
106 VCPU_REGS_R12 = 12,
107 VCPU_REGS_R13 = 13,
108 VCPU_REGS_R14 = 14,
109 VCPU_REGS_R15 = 15,
110#endif
5fdbf976 111 VCPU_REGS_RIP,
2b3ccfa0
ZX
112 NR_VCPU_REGS
113};
114
6de4f3ad
AK
115enum kvm_reg_ex {
116 VCPU_EXREG_PDPTR = NR_VCPU_REGS,
117};
118
2b3ccfa0 119enum {
81609e3e 120 VCPU_SREG_ES,
2b3ccfa0 121 VCPU_SREG_CS,
81609e3e 122 VCPU_SREG_SS,
2b3ccfa0 123 VCPU_SREG_DS,
2b3ccfa0
ZX
124 VCPU_SREG_FS,
125 VCPU_SREG_GS,
2b3ccfa0
ZX
126 VCPU_SREG_TR,
127 VCPU_SREG_LDTR,
128};
129
56e82318 130#include <asm/kvm_emulate.h>
2b3ccfa0 131
d657a98e
ZX
132#define KVM_NR_MEM_OBJS 40
133
42dbaa5a
JK
134#define KVM_NR_DB_REGS 4
135
136#define DR6_BD (1 << 13)
137#define DR6_BS (1 << 14)
138#define DR6_FIXED_1 0xffff0ff0
139#define DR6_VOLATILE 0x0000e00f
140
141#define DR7_BP_EN_MASK 0x000000ff
142#define DR7_GE (1 << 9)
143#define DR7_GD (1 << 13)
144#define DR7_FIXED_1 0x00000400
145#define DR7_VOLATILE 0xffff23ff
146
d657a98e
ZX
147/*
148 * We don't want allocation failures within the mmu code, so we preallocate
149 * enough memory for a single page fault in a cache.
150 */
151struct kvm_mmu_memory_cache {
152 int nobjs;
153 void *objects[KVM_NR_MEM_OBJS];
154};
155
156#define NR_PTE_CHAIN_ENTRIES 5
157
158struct kvm_pte_chain {
159 u64 *parent_ptes[NR_PTE_CHAIN_ENTRIES];
160 struct hlist_node link;
161};
162
163/*
164 * kvm_mmu_page_role, below, is defined as:
165 *
166 * bits 0:3 - total guest paging levels (2-4, or zero for real mode)
167 * bits 4:7 - page table level for this shadow (1-4)
168 * bits 8:9 - page table quadrant for 2-level guests
f6e2c02b
AK
169 * bit 16 - direct mapping of virtual to physical mapping at gfn
170 * used for real mode and two-dimensional paging
d657a98e
ZX
171 * bits 17:19 - common access permissions for all ptes in this shadow page
172 */
173union kvm_mmu_page_role {
174 unsigned word;
175 struct {
7d76b4d3 176 unsigned level:4;
5b7e0102 177 unsigned cr4_pae:1;
7d76b4d3
JP
178 unsigned quadrant:2;
179 unsigned pad_for_nice_hex_output:6;
f6e2c02b 180 unsigned direct:1;
7d76b4d3 181 unsigned access:3;
2e53d63a 182 unsigned invalid:1;
9645bb56 183 unsigned nxe:1;
3dbe1415 184 unsigned cr0_wp:1;
d657a98e
ZX
185 };
186};
187
188struct kvm_mmu_page {
189 struct list_head link;
190 struct hlist_node hash_link;
191
192 /*
193 * The following two entries are used to key the shadow page in the
194 * hash table.
195 */
196 gfn_t gfn;
197 union kvm_mmu_page_role role;
198
199 u64 *spt;
200 /* hold the gfn of each spte inside spt */
201 gfn_t *gfns;
291f26bc
SY
202 /*
203 * One bit set per slot which has memory
204 * in this shadow page.
205 */
206 DECLARE_BITMAP(slot_bitmap, KVM_MEMORY_SLOTS + KVM_PRIVATE_MEM_SLOTS);
0571d366 207 bool multimapped; /* More than one parent_pte? */
4731d4c7 208 bool unsync;
0571d366 209 int root_count; /* Currently serving as active root */
60c8aec6 210 unsigned int unsync_children;
d657a98e
ZX
211 union {
212 u64 *parent_pte; /* !multimapped */
213 struct hlist_head parent_ptes; /* multimapped, kvm_pte_chain */
214 };
0074ff63 215 DECLARE_BITMAP(unsync_child_bitmap, 512);
d657a98e
ZX
216};
217
6ad18fba
DH
218struct kvm_pv_mmu_op_buffer {
219 void *ptr;
220 unsigned len;
221 unsigned processed;
222 char buf[512] __aligned(sizeof(long));
223};
224
1c08364c
AK
225struct kvm_pio_request {
226 unsigned long count;
1c08364c
AK
227 int in;
228 int port;
229 int size;
1c08364c
AK
230};
231
d657a98e
ZX
232/*
233 * x86 supports 3 paging modes (4-level 64-bit, 3-level 64-bit, and 2-level
234 * 32-bit). The kvm_mmu structure abstracts the details of the current mmu
235 * mode.
236 */
237struct kvm_mmu {
238 void (*new_cr3)(struct kvm_vcpu *vcpu);
f43addd4 239 void (*set_cr3)(struct kvm_vcpu *vcpu, unsigned long root);
5777ed34 240 unsigned long (*get_cr3)(struct kvm_vcpu *vcpu);
d657a98e 241 int (*page_fault)(struct kvm_vcpu *vcpu, gva_t gva, u32 err);
8df25a32 242 void (*inject_page_fault)(struct kvm_vcpu *vcpu);
d657a98e 243 void (*free)(struct kvm_vcpu *vcpu);
1871c602
GN
244 gpa_t (*gva_to_gpa)(struct kvm_vcpu *vcpu, gva_t gva, u32 access,
245 u32 *error);
c30a358d 246 gpa_t (*translate_gpa)(struct kvm_vcpu *vcpu, gpa_t gpa, u32 access);
d657a98e
ZX
247 void (*prefetch_page)(struct kvm_vcpu *vcpu,
248 struct kvm_mmu_page *page);
e8bc217a 249 int (*sync_page)(struct kvm_vcpu *vcpu,
be71e061 250 struct kvm_mmu_page *sp, bool clear_unsync);
a7052897 251 void (*invlpg)(struct kvm_vcpu *vcpu, gva_t gva);
d657a98e
ZX
252 hpa_t root_hpa;
253 int root_level;
254 int shadow_root_level;
a770f6f2 255 union kvm_mmu_page_role base_role;
c5a78f2b 256 bool direct_map;
d657a98e
ZX
257
258 u64 *pae_root;
82725b20 259 u64 rsvd_bits_mask[2][4];
d657a98e
ZX
260};
261
ad312c7c 262struct kvm_vcpu_arch {
5fdbf976
MT
263 /*
264 * rip and regs accesses must go through
265 * kvm_{register,rip}_{read,write} functions.
266 */
267 unsigned long regs[NR_VCPU_REGS];
268 u32 regs_avail;
269 u32 regs_dirty;
34c16eec
ZX
270
271 unsigned long cr0;
e8467fda 272 unsigned long cr0_guest_owned_bits;
34c16eec
ZX
273 unsigned long cr2;
274 unsigned long cr3;
275 unsigned long cr4;
fc78f519 276 unsigned long cr4_guest_owned_bits;
34c16eec 277 unsigned long cr8;
1371d904 278 u32 hflags;
34c16eec 279 u64 pdptrs[4]; /* pae */
f6801dff 280 u64 efer;
34c16eec
ZX
281 u64 apic_base;
282 struct kvm_lapic *apic; /* kernel irqchip context */
e1035715 283 int32_t apic_arb_prio;
34c16eec
ZX
284 int mp_state;
285 int sipi_vector;
286 u64 ia32_misc_enable_msr;
b209749f 287 bool tpr_access_reporting;
34c16eec 288
14dfe855
JR
289 /*
290 * Paging state of the vcpu
291 *
292 * If the vcpu runs in guest mode with two level paging this still saves
293 * the paging mode of the l1 guest. This context is always used to
294 * handle faults.
295 */
34c16eec 296 struct kvm_mmu mmu;
8df25a32 297
6539e738
JR
298 /*
299 * Paging state of an L2 guest (used for nested npt)
300 *
301 * This context will save all necessary information to walk page tables
302 * of the an L2 guest. This context is only initialized for page table
303 * walking and not for faulting since we never handle l2 page faults on
304 * the host.
305 */
306 struct kvm_mmu nested_mmu;
307
14dfe855
JR
308 /*
309 * Pointer to the mmu context currently used for
310 * gva_to_gpa translations.
311 */
312 struct kvm_mmu *walk_mmu;
313
8df25a32
JR
314 /*
315 * This struct is filled with the necessary information to propagate a
316 * page fault into the guest
317 */
318 struct {
319 u64 address;
320 unsigned error_code;
321 } fault;
322
6ad18fba
DH
323 /* only needed in kvm_pv_mmu_op() path, but it's hot so
324 * put it here to avoid allocation */
325 struct kvm_pv_mmu_op_buffer mmu_op_buffer;
34c16eec
ZX
326
327 struct kvm_mmu_memory_cache mmu_pte_chain_cache;
328 struct kvm_mmu_memory_cache mmu_rmap_desc_cache;
329 struct kvm_mmu_memory_cache mmu_page_cache;
330 struct kvm_mmu_memory_cache mmu_page_header_cache;
331
332 gfn_t last_pt_write_gfn;
333 int last_pt_write_count;
334 u64 *last_pte_updated;
1b7fcd32 335 gfn_t last_pte_gfn;
34c16eec 336
d7824fff 337 struct {
35149e21
AL
338 gfn_t gfn; /* presumed gfn during guest pte update */
339 pfn_t pfn; /* pfn corresponding to that gfn */
e930bffe 340 unsigned long mmu_seq;
d7824fff
AK
341 } update_pte;
342
98918833 343 struct fpu guest_fpu;
2acf923e 344 u64 xcr0;
34c16eec
ZX
345
346 gva_t mmio_fault_cr2;
347 struct kvm_pio_request pio;
348 void *pio_data;
349
66fd3f7f
GN
350 u8 event_exit_inst_len;
351
298101da
AK
352 struct kvm_queued_exception {
353 bool pending;
354 bool has_error_code;
ce7ddec4 355 bool reinject;
298101da
AK
356 u8 nr;
357 u32 error_code;
358 } exception;
359
937a7eae
AK
360 struct kvm_queued_interrupt {
361 bool pending;
66fd3f7f 362 bool soft;
937a7eae
AK
363 u8 nr;
364 } interrupt;
365
34c16eec
ZX
366 int halt_request; /* real mode on Intel only */
367
368 int cpuid_nent;
07716717 369 struct kvm_cpuid_entry2 cpuid_entries[KVM_MAX_CPUID_ENTRIES];
34c16eec
ZX
370 /* emulate context */
371
372 struct x86_emulate_ctxt emulate_ctxt;
18068523
GOC
373
374 gpa_t time;
50d0a0f9 375 struct pvclock_vcpu_time_info hv_clock;
e48672fa 376 unsigned int hw_tsc_khz;
18068523
GOC
377 unsigned int time_offset;
378 struct page *time_page;
e48672fa 379 u64 last_host_tsc;
1d5f066e
ZA
380 u64 last_guest_tsc;
381 u64 last_kernel_ns;
3419ffc8
SY
382
383 bool nmi_pending;
668f612f 384 bool nmi_injected;
9ba075a6 385
0bed3b56
SY
386 struct mtrr_state_type mtrr_state;
387 u32 pat;
42dbaa5a
JK
388
389 int switch_db_regs;
42dbaa5a
JK
390 unsigned long db[KVM_NR_DB_REGS];
391 unsigned long dr6;
392 unsigned long dr7;
393 unsigned long eff_db[KVM_NR_DB_REGS];
890ca9ae
HY
394
395 u64 mcg_cap;
396 u64 mcg_status;
397 u64 mcg_ctl;
398 u64 *mce_banks;
94fe45da
JK
399
400 /* used for guest single stepping over the given code position */
94fe45da 401 unsigned long singlestep_rip;
f92653ee 402
10388a07
GN
403 /* fields used by HYPER-V emulation */
404 u64 hv_vapic;
f5f48ee1
SY
405
406 cpumask_var_t wbinvd_dirty_mask;
34c16eec
ZX
407};
408
fef9cce0 409struct kvm_arch {
49d5ca26 410 unsigned int n_used_mmu_pages;
f05e70ac 411 unsigned int n_requested_mmu_pages;
39de71ec 412 unsigned int n_max_mmu_pages;
08e850c6 413 atomic_t invlpg_counter;
f05e70ac
ZX
414 struct hlist_head mmu_page_hash[KVM_NUM_MMU_PAGES];
415 /*
416 * Hash table of struct kvm_mmu_page.
417 */
418 struct list_head active_mmu_pages;
4d5c5d0f 419 struct list_head assigned_dev_head;
19de40a8 420 struct iommu_domain *iommu_domain;
522c68c4 421 int iommu_flags;
d7deeeb0
ZX
422 struct kvm_pic *vpic;
423 struct kvm_ioapic *vioapic;
7837699f 424 struct kvm_pit *vpit;
cc6e462c 425 int vapics_in_nmi_mode;
bfc6d222 426
bfc6d222
ZX
427 unsigned int tss_addr;
428 struct page *apic_access_page;
18068523
GOC
429
430 gpa_t wall_clock;
b7ebfb05
SY
431
432 struct page *ept_identity_pagetable;
433 bool ept_identity_pagetable_done;
b927a3ce 434 gpa_t ept_identity_map_addr;
5550af4d
SY
435
436 unsigned long irq_sources_bitmap;
afbcf7ab 437 s64 kvmclock_offset;
99e3e30a 438 spinlock_t tsc_write_lock;
f38e098f
ZA
439 u64 last_tsc_nsec;
440 u64 last_tsc_offset;
441 u64 last_tsc_write;
ffde22ac
ES
442
443 struct kvm_xen_hvm_config xen_hvm_config;
55cd8e5a
GN
444
445 /* fields used by HYPER-V emulation */
446 u64 hv_guest_os_id;
447 u64 hv_hypercall;
d69fb81f
ZX
448};
449
0711456c
ZX
450struct kvm_vm_stat {
451 u32 mmu_shadow_zapped;
452 u32 mmu_pte_write;
453 u32 mmu_pte_updated;
454 u32 mmu_pde_zapped;
455 u32 mmu_flooded;
456 u32 mmu_recycled;
dfc5aa00 457 u32 mmu_cache_miss;
4731d4c7 458 u32 mmu_unsync;
0711456c 459 u32 remote_tlb_flush;
05da4558 460 u32 lpages;
0711456c
ZX
461};
462
77b4c255
ZX
463struct kvm_vcpu_stat {
464 u32 pf_fixed;
465 u32 pf_guest;
466 u32 tlb_flush;
467 u32 invlpg;
468
469 u32 exits;
470 u32 io_exits;
471 u32 mmio_exits;
472 u32 signal_exits;
473 u32 irq_window_exits;
f08864b4 474 u32 nmi_window_exits;
77b4c255
ZX
475 u32 halt_exits;
476 u32 halt_wakeup;
477 u32 request_irq_exits;
478 u32 irq_exits;
479 u32 host_state_reload;
480 u32 efer_reload;
481 u32 fpu_reload;
482 u32 insn_emulation;
483 u32 insn_emulation_fail;
f11c3a8d 484 u32 hypercalls;
fa89a817 485 u32 irq_injections;
c4abb7c9 486 u32 nmi_injections;
77b4c255 487};
ad312c7c 488
ea4a5ff8
ZX
489struct kvm_x86_ops {
490 int (*cpu_has_kvm_support)(void); /* __init */
491 int (*disabled_by_bios)(void); /* __init */
10474ae8 492 int (*hardware_enable)(void *dummy);
ea4a5ff8
ZX
493 void (*hardware_disable)(void *dummy);
494 void (*check_processor_compatibility)(void *rtn);
495 int (*hardware_setup)(void); /* __init */
496 void (*hardware_unsetup)(void); /* __exit */
774ead3a 497 bool (*cpu_has_accelerated_tpr)(void);
0e851880 498 void (*cpuid_update)(struct kvm_vcpu *vcpu);
ea4a5ff8
ZX
499
500 /* Create, but do not attach this VCPU */
501 struct kvm_vcpu *(*vcpu_create)(struct kvm *kvm, unsigned id);
502 void (*vcpu_free)(struct kvm_vcpu *vcpu);
503 int (*vcpu_reset)(struct kvm_vcpu *vcpu);
504
505 void (*prepare_guest_switch)(struct kvm_vcpu *vcpu);
506 void (*vcpu_load)(struct kvm_vcpu *vcpu, int cpu);
507 void (*vcpu_put)(struct kvm_vcpu *vcpu);
ea4a5ff8 508
355be0b9
JK
509 void (*set_guest_debug)(struct kvm_vcpu *vcpu,
510 struct kvm_guest_debug *dbg);
ea4a5ff8
ZX
511 int (*get_msr)(struct kvm_vcpu *vcpu, u32 msr_index, u64 *pdata);
512 int (*set_msr)(struct kvm_vcpu *vcpu, u32 msr_index, u64 data);
513 u64 (*get_segment_base)(struct kvm_vcpu *vcpu, int seg);
514 void (*get_segment)(struct kvm_vcpu *vcpu,
515 struct kvm_segment *var, int seg);
2e4d2653 516 int (*get_cpl)(struct kvm_vcpu *vcpu);
ea4a5ff8
ZX
517 void (*set_segment)(struct kvm_vcpu *vcpu,
518 struct kvm_segment *var, int seg);
519 void (*get_cs_db_l_bits)(struct kvm_vcpu *vcpu, int *db, int *l);
e8467fda 520 void (*decache_cr0_guest_bits)(struct kvm_vcpu *vcpu);
ea4a5ff8
ZX
521 void (*decache_cr4_guest_bits)(struct kvm_vcpu *vcpu);
522 void (*set_cr0)(struct kvm_vcpu *vcpu, unsigned long cr0);
523 void (*set_cr3)(struct kvm_vcpu *vcpu, unsigned long cr3);
524 void (*set_cr4)(struct kvm_vcpu *vcpu, unsigned long cr4);
525 void (*set_efer)(struct kvm_vcpu *vcpu, u64 efer);
89a27f4d
GN
526 void (*get_idt)(struct kvm_vcpu *vcpu, struct desc_ptr *dt);
527 void (*set_idt)(struct kvm_vcpu *vcpu, struct desc_ptr *dt);
528 void (*get_gdt)(struct kvm_vcpu *vcpu, struct desc_ptr *dt);
529 void (*set_gdt)(struct kvm_vcpu *vcpu, struct desc_ptr *dt);
020df079 530 void (*set_dr7)(struct kvm_vcpu *vcpu, unsigned long value);
5fdbf976 531 void (*cache_reg)(struct kvm_vcpu *vcpu, enum kvm_reg reg);
ea4a5ff8
ZX
532 unsigned long (*get_rflags)(struct kvm_vcpu *vcpu);
533 void (*set_rflags)(struct kvm_vcpu *vcpu, unsigned long rflags);
6b52d186 534 void (*fpu_activate)(struct kvm_vcpu *vcpu);
02daab21 535 void (*fpu_deactivate)(struct kvm_vcpu *vcpu);
ea4a5ff8
ZX
536
537 void (*tlb_flush)(struct kvm_vcpu *vcpu);
ea4a5ff8 538
851ba692
AK
539 void (*run)(struct kvm_vcpu *vcpu);
540 int (*handle_exit)(struct kvm_vcpu *vcpu);
ea4a5ff8 541 void (*skip_emulated_instruction)(struct kvm_vcpu *vcpu);
2809f5d2
GC
542 void (*set_interrupt_shadow)(struct kvm_vcpu *vcpu, int mask);
543 u32 (*get_interrupt_shadow)(struct kvm_vcpu *vcpu, int mask);
ea4a5ff8
ZX
544 void (*patch_hypercall)(struct kvm_vcpu *vcpu,
545 unsigned char *hypercall_addr);
66fd3f7f 546 void (*set_irq)(struct kvm_vcpu *vcpu);
95ba8273 547 void (*set_nmi)(struct kvm_vcpu *vcpu);
298101da 548 void (*queue_exception)(struct kvm_vcpu *vcpu, unsigned nr,
ce7ddec4
JR
549 bool has_error_code, u32 error_code,
550 bool reinject);
78646121 551 int (*interrupt_allowed)(struct kvm_vcpu *vcpu);
95ba8273 552 int (*nmi_allowed)(struct kvm_vcpu *vcpu);
3cfc3092
JK
553 bool (*get_nmi_mask)(struct kvm_vcpu *vcpu);
554 void (*set_nmi_mask)(struct kvm_vcpu *vcpu, bool masked);
95ba8273
GN
555 void (*enable_nmi_window)(struct kvm_vcpu *vcpu);
556 void (*enable_irq_window)(struct kvm_vcpu *vcpu);
557 void (*update_cr8_intercept)(struct kvm_vcpu *vcpu, int tpr, int irr);
ea4a5ff8 558 int (*set_tss_addr)(struct kvm *kvm, unsigned int addr);
67253af5 559 int (*get_tdp_level)(void);
4b12f0de 560 u64 (*get_mt_mask)(struct kvm_vcpu *vcpu, gfn_t gfn, bool is_mmio);
17cc3935 561 int (*get_lpage_level)(void);
4e47c7a6 562 bool (*rdtscp_supported)(void);
e48672fa 563 void (*adjust_tsc_offset)(struct kvm_vcpu *vcpu, s64 adjustment);
344f414f 564
1c97f0a0
JR
565 void (*set_tdp_cr3)(struct kvm_vcpu *vcpu, unsigned long cr3);
566
d4330ef2
JR
567 void (*set_supported_cpuid)(u32 func, struct kvm_cpuid_entry2 *entry);
568
f5f48ee1
SY
569 bool (*has_wbinvd_exit)(void);
570
99e3e30a
ZA
571 void (*write_tsc_offset)(struct kvm_vcpu *vcpu, u64 offset);
572
229456fc 573 const struct trace_print_flags *exit_reasons_str;
ea4a5ff8
ZX
574};
575
97896d04
ZX
576extern struct kvm_x86_ops *kvm_x86_ops;
577
54f1585a
ZX
578int kvm_mmu_module_init(void);
579void kvm_mmu_module_exit(void);
580
581void kvm_mmu_destroy(struct kvm_vcpu *vcpu);
582int kvm_mmu_create(struct kvm_vcpu *vcpu);
583int kvm_mmu_setup(struct kvm_vcpu *vcpu);
584void kvm_mmu_set_nonpresent_ptes(u64 trap_pte, u64 notrap_pte);
7b52345e
SY
585void kvm_mmu_set_base_ptes(u64 base_pte);
586void kvm_mmu_set_mask_ptes(u64 user_mask, u64 accessed_mask,
4b12f0de 587 u64 dirty_mask, u64 nx_mask, u64 x_mask);
54f1585a
ZX
588
589int kvm_mmu_reset_context(struct kvm_vcpu *vcpu);
590void kvm_mmu_slot_remove_write_access(struct kvm *kvm, int slot);
591void kvm_mmu_zap_all(struct kvm *kvm);
3ad82a7e 592unsigned int kvm_mmu_calculate_mmu_pages(struct kvm *kvm);
54f1585a
ZX
593void kvm_mmu_change_mmu_pages(struct kvm *kvm, unsigned int kvm_nr_mmu_pages);
594
cc4b6871
JR
595int load_pdptrs(struct kvm_vcpu *vcpu, unsigned long cr3);
596
3200f405 597int emulator_write_phys(struct kvm_vcpu *vcpu, gpa_t gpa,
9f811285 598 const void *val, int bytes);
2f333bcb
MT
599int kvm_pv_mmu_op(struct kvm_vcpu *vcpu, unsigned long bytes,
600 gpa_t addr, unsigned long *ret);
4b12f0de 601u8 kvm_get_guest_memory_type(struct kvm_vcpu *vcpu, gfn_t gfn);
2f333bcb
MT
602
603extern bool tdp_enabled;
9f811285 604
54f1585a
ZX
605enum emulation_result {
606 EMULATE_DONE, /* no further processing */
607 EMULATE_DO_MMIO, /* kvm_run filled with mmio request */
608 EMULATE_FAIL, /* can't emulate this instruction */
609};
610
571008da
SY
611#define EMULTYPE_NO_DECODE (1 << 0)
612#define EMULTYPE_TRAP_UD (1 << 1)
ba8afb6b 613#define EMULTYPE_SKIP (1 << 2)
851ba692 614int emulate_instruction(struct kvm_vcpu *vcpu,
571008da 615 unsigned long cr2, u16 error_code, int emulation_type);
54f1585a
ZX
616void realmode_lgdt(struct kvm_vcpu *vcpu, u16 size, unsigned long address);
617void realmode_lidt(struct kvm_vcpu *vcpu, u16 size, unsigned long address);
54f1585a 618
f2b4b7dd 619void kvm_enable_efer_bits(u64);
54f1585a
ZX
620int kvm_get_msr(struct kvm_vcpu *vcpu, u32 msr_index, u64 *data);
621int kvm_set_msr(struct kvm_vcpu *vcpu, u32 msr_index, u64 data);
622
623struct x86_emulate_ctxt;
624
cf8f70bf 625int kvm_fast_pio_out(struct kvm_vcpu *vcpu, int size, unsigned short port);
54f1585a
ZX
626void kvm_emulate_cpuid(struct kvm_vcpu *vcpu);
627int kvm_emulate_halt(struct kvm_vcpu *vcpu);
628int emulate_invlpg(struct kvm_vcpu *vcpu, gva_t address);
629int emulate_clts(struct kvm_vcpu *vcpu);
f5f48ee1 630int kvm_emulate_wbinvd(struct kvm_vcpu *vcpu);
54f1585a 631
3e6e0aab 632void kvm_get_segment(struct kvm_vcpu *vcpu, struct kvm_segment *var, int seg);
c697518a 633int kvm_load_segment_descriptor(struct kvm_vcpu *vcpu, u16 selector, int seg);
3e6e0aab 634
e269fb21
JK
635int kvm_task_switch(struct kvm_vcpu *vcpu, u16 tss_selector, int reason,
636 bool has_error_code, u32 error_code);
37817f29 637
49a9b07e 638int kvm_set_cr0(struct kvm_vcpu *vcpu, unsigned long cr0);
2390218b 639int kvm_set_cr3(struct kvm_vcpu *vcpu, unsigned long cr3);
a83b29c6 640int kvm_set_cr4(struct kvm_vcpu *vcpu, unsigned long cr4);
9c20456a 641void kvm_set_cr8(struct kvm_vcpu *vcpu, unsigned long cr8);
020df079
GN
642int kvm_set_dr(struct kvm_vcpu *vcpu, int dr, unsigned long val);
643int kvm_get_dr(struct kvm_vcpu *vcpu, int dr, unsigned long *val);
2d3ad1f4
AK
644unsigned long kvm_get_cr8(struct kvm_vcpu *vcpu);
645void kvm_lmsw(struct kvm_vcpu *vcpu, unsigned long msw);
54f1585a 646void kvm_get_cs_db_l_bits(struct kvm_vcpu *vcpu, int *db, int *l);
2acf923e 647int kvm_set_xcr(struct kvm_vcpu *vcpu, u32 index, u64 xcr);
54f1585a
ZX
648
649int kvm_get_msr_common(struct kvm_vcpu *vcpu, u32 msr, u64 *pdata);
650int kvm_set_msr_common(struct kvm_vcpu *vcpu, u32 msr, u64 data);
651
91586a3b
JK
652unsigned long kvm_get_rflags(struct kvm_vcpu *vcpu);
653void kvm_set_rflags(struct kvm_vcpu *vcpu, unsigned long rflags);
654
298101da
AK
655void kvm_queue_exception(struct kvm_vcpu *vcpu, unsigned nr);
656void kvm_queue_exception_e(struct kvm_vcpu *vcpu, unsigned nr, u32 error_code);
ce7ddec4
JR
657void kvm_requeue_exception(struct kvm_vcpu *vcpu, unsigned nr);
658void kvm_requeue_exception_e(struct kvm_vcpu *vcpu, unsigned nr, u32 error_code);
8df25a32 659void kvm_inject_page_fault(struct kvm_vcpu *vcpu);
ec92fe44
JR
660int kvm_read_guest_page_mmu(struct kvm_vcpu *vcpu, struct kvm_mmu *mmu,
661 gfn_t gfn, void *data, int offset, int len,
662 u32 access);
d4f8cf66 663void kvm_propagate_fault(struct kvm_vcpu *vcpu);
0a79b009 664bool kvm_require_cpl(struct kvm_vcpu *vcpu, int required_cpl);
298101da 665
4925663a 666int kvm_pic_set_irq(void *opaque, int irq, int level);
3de42dc0 667
3419ffc8
SY
668void kvm_inject_nmi(struct kvm_vcpu *vcpu);
669
10ab25cd 670int fx_init(struct kvm_vcpu *vcpu);
54f1585a 671
d835dfec 672void kvm_mmu_flush_tlb(struct kvm_vcpu *vcpu);
54f1585a 673void kvm_mmu_pte_write(struct kvm_vcpu *vcpu, gpa_t gpa,
ad218f85
MT
674 const u8 *new, int bytes,
675 bool guest_initiated);
54f1585a
ZX
676int kvm_mmu_unprotect_page_virt(struct kvm_vcpu *vcpu, gva_t gva);
677void __kvm_mmu_free_some_pages(struct kvm_vcpu *vcpu);
678int kvm_mmu_load(struct kvm_vcpu *vcpu);
679void kvm_mmu_unload(struct kvm_vcpu *vcpu);
0ba73cda 680void kvm_mmu_sync_roots(struct kvm_vcpu *vcpu);
1871c602
GN
681gpa_t kvm_mmu_gva_to_gpa_read(struct kvm_vcpu *vcpu, gva_t gva, u32 *error);
682gpa_t kvm_mmu_gva_to_gpa_fetch(struct kvm_vcpu *vcpu, gva_t gva, u32 *error);
683gpa_t kvm_mmu_gva_to_gpa_write(struct kvm_vcpu *vcpu, gva_t gva, u32 *error);
684gpa_t kvm_mmu_gva_to_gpa_system(struct kvm_vcpu *vcpu, gva_t gva, u32 *error);
54f1585a
ZX
685
686int kvm_emulate_hypercall(struct kvm_vcpu *vcpu);
687
688int kvm_fix_hypercall(struct kvm_vcpu *vcpu);
689
3067714c 690int kvm_mmu_page_fault(struct kvm_vcpu *vcpu, gva_t gva, u32 error_code);
a7052897 691void kvm_mmu_invlpg(struct kvm_vcpu *vcpu, gva_t gva);
34c16eec 692
18552672 693void kvm_enable_tdp(void);
5f4cb662 694void kvm_disable_tdp(void);
18552672 695
de7d789a 696int complete_pio(struct kvm_vcpu *vcpu);
f850e2e6 697bool kvm_check_iopl(struct kvm_vcpu *vcpu);
ec6d273d
ZX
698
699static inline struct kvm_mmu_page *page_header(hpa_t shadow_page)
700{
701 struct page *page = pfn_to_page(shadow_page >> PAGE_SHIFT);
702
703 return (struct kvm_mmu_page *)page_private(page);
704}
705
d6e88aec 706static inline u16 kvm_read_ldt(void)
ec6d273d
ZX
707{
708 u16 ldt;
709 asm("sldt %0" : "=g"(ldt));
710 return ldt;
711}
712
d6e88aec 713static inline void kvm_load_ldt(u16 sel)
ec6d273d
ZX
714{
715 asm("lldt %0" : : "rm"(sel));
716}
ec6d273d 717
ec6d273d
ZX
718#ifdef CONFIG_X86_64
719static inline unsigned long read_msr(unsigned long msr)
720{
721 u64 value;
722
723 rdmsrl(msr, value);
724 return value;
725}
726#endif
727
ec6d273d
ZX
728static inline u32 get_rdx_init_val(void)
729{
730 return 0x600; /* P6 family */
731}
732
c1a5d4f9
AK
733static inline void kvm_inject_gp(struct kvm_vcpu *vcpu, u32 error_code)
734{
735 kvm_queue_exception_e(vcpu, GP_VECTOR, error_code);
736}
737
ec6d273d
ZX
738#define TSS_IOPB_BASE_OFFSET 0x66
739#define TSS_BASE_SIZE 0x68
740#define TSS_IOPB_SIZE (65536 / 8)
741#define TSS_REDIRECTION_SIZE (256 / 8)
7d76b4d3
JP
742#define RMODE_TSS_SIZE \
743 (TSS_BASE_SIZE + TSS_REDIRECTION_SIZE + TSS_IOPB_SIZE + 1)
53e0aa7b 744
37817f29
IE
745enum {
746 TASK_SWITCH_CALL = 0,
747 TASK_SWITCH_IRET = 1,
748 TASK_SWITCH_JMP = 2,
749 TASK_SWITCH_GATE = 3,
750};
751
1371d904 752#define HF_GIF_MASK (1 << 0)
3d6368ef
AG
753#define HF_HIF_MASK (1 << 1)
754#define HF_VINTR_MASK (1 << 2)
95ba8273 755#define HF_NMI_MASK (1 << 3)
44c11430 756#define HF_IRET_MASK (1 << 4)
1371d904 757
4ecac3fd
AK
758/*
759 * Hardware virtualization extension instructions may fault if a
760 * reboot turns off virtualization while processes are running.
761 * Trap the fault and ignore the instruction if that happens.
762 */
763asmlinkage void kvm_handle_fault_on_reboot(void);
764
765#define __kvm_handle_fault_on_reboot(insn) \
766 "666: " insn "\n\t" \
18b13e54 767 ".pushsection .fixup, \"ax\" \n" \
4ecac3fd 768 "667: \n\t" \
8ceed347 769 __ASM_SIZE(push) " $666b \n\t" \
4ecac3fd
AK
770 "jmp kvm_handle_fault_on_reboot \n\t" \
771 ".popsection \n\t" \
772 ".pushsection __ex_table, \"a\" \n\t" \
8ceed347 773 _ASM_PTR " 666b, 667b \n\t" \
4ecac3fd
AK
774 ".popsection"
775
e930bffe
AA
776#define KVM_ARCH_WANT_MMU_NOTIFIER
777int kvm_unmap_hva(struct kvm *kvm, unsigned long hva);
778int kvm_age_hva(struct kvm *kvm, unsigned long hva);
3da0dd43 779void kvm_set_spte_hva(struct kvm *kvm, unsigned long hva, pte_t pte);
82725b20 780int cpuid_maxphyaddr(struct kvm_vcpu *vcpu);
a1b37100
GN
781int kvm_cpu_has_interrupt(struct kvm_vcpu *vcpu);
782int kvm_arch_interrupt_allowed(struct kvm_vcpu *vcpu);
0b71785d 783int kvm_cpu_get_interrupt(struct kvm_vcpu *v);
e930bffe 784
18863bdd 785void kvm_define_shared_msr(unsigned index, u32 msr);
d5696725 786void kvm_set_shared_msr(unsigned index, u64 val, u64 mask);
18863bdd 787
f92653ee
JK
788bool kvm_is_linear_rip(struct kvm_vcpu *vcpu, unsigned long linear_rip);
789
1965aae3 790#endif /* _ASM_X86_KVM_HOST_H */