]> git.proxmox.com Git - mirror_ubuntu-bionic-kernel.git/blame - arch/x86/include/asm/kvm_host.h
KVM: abstract kvm x86 mmu->n_free_mmu_pages
[mirror_ubuntu-bionic-kernel.git] / arch / x86 / include / asm / kvm_host.h
CommitLineData
a656c8ef 1/*
043405e1
CO
2 * Kernel-based Virtual Machine driver for Linux
3 *
4 * This header defines architecture specific interfaces, x86 version
5 *
6 * This work is licensed under the terms of the GNU GPL, version 2. See
7 * the COPYING file in the top-level directory.
8 *
9 */
10
1965aae3
PA
11#ifndef _ASM_X86_KVM_HOST_H
12#define _ASM_X86_KVM_HOST_H
043405e1 13
34c16eec
ZX
14#include <linux/types.h>
15#include <linux/mm.h>
e930bffe 16#include <linux/mmu_notifier.h>
229456fc 17#include <linux/tracepoint.h>
f5f48ee1 18#include <linux/cpumask.h>
34c16eec
ZX
19
20#include <linux/kvm.h>
21#include <linux/kvm_para.h>
edf88417 22#include <linux/kvm_types.h>
34c16eec 23
50d0a0f9 24#include <asm/pvclock-abi.h>
e01a1b57 25#include <asm/desc.h>
0bed3b56 26#include <asm/mtrr.h>
9962d032 27#include <asm/msr-index.h>
e01a1b57 28
0680fe52 29#define KVM_MAX_VCPUS 64
69a9f69b
AK
30#define KVM_MEMORY_SLOTS 32
31/* memory slots that does not exposed to userspace */
32#define KVM_PRIVATE_MEM_SLOTS 4
33
34#define KVM_PIO_PAGE_OFFSET 1
542472b5 35#define KVM_COALESCED_MMIO_PAGE_OFFSET 2
69a9f69b 36
cd6e8f87
ZX
37#define CR3_PAE_RESERVED_BITS ((X86_CR3_PWT | X86_CR3_PCD) - 1)
38#define CR3_NONPAE_RESERVED_BITS ((PAGE_SIZE-1) & ~(X86_CR3_PWT | X86_CR3_PCD))
7d76b4d3
JP
39#define CR3_L_MODE_RESERVED_BITS (CR3_NONPAE_RESERVED_BITS | \
40 0xFFFFFF0000000000ULL)
cd6e8f87 41
cd6e8f87 42#define INVALID_PAGE (~(hpa_t)0)
dd180b3e
XG
43#define VALID_PAGE(x) ((x) != INVALID_PAGE)
44
cd6e8f87
ZX
45#define UNMAPPED_GVA (~(gpa_t)0)
46
ec04b260 47/* KVM Hugepage definitions for x86 */
04326caa 48#define KVM_NR_PAGE_SIZES 3
82855413
JR
49#define KVM_HPAGE_GFN_SHIFT(x) (((x) - 1) * 9)
50#define KVM_HPAGE_SHIFT(x) (PAGE_SHIFT + KVM_HPAGE_GFN_SHIFT(x))
ec04b260
JR
51#define KVM_HPAGE_SIZE(x) (1UL << KVM_HPAGE_SHIFT(x))
52#define KVM_HPAGE_MASK(x) (~(KVM_HPAGE_SIZE(x) - 1))
53#define KVM_PAGES_PER_HPAGE(x) (KVM_HPAGE_SIZE(x) / PAGE_SIZE)
05da4558 54
cd6e8f87 55#define DE_VECTOR 0
19bd8afd 56#define DB_VECTOR 1
77ab6db0
JK
57#define BP_VECTOR 3
58#define OF_VECTOR 4
59#define BR_VECTOR 5
cd6e8f87
ZX
60#define UD_VECTOR 6
61#define NM_VECTOR 7
62#define DF_VECTOR 8
63#define TS_VECTOR 10
64#define NP_VECTOR 11
65#define SS_VECTOR 12
66#define GP_VECTOR 13
67#define PF_VECTOR 14
77ab6db0 68#define MF_VECTOR 16
53371b50 69#define MC_VECTOR 18
cd6e8f87
ZX
70
71#define SELECTOR_TI_MASK (1 << 2)
72#define SELECTOR_RPL_MASK 0x03
73
74#define IOPL_SHIFT 12
75
d657a98e
ZX
76#define KVM_PERMILLE_MMU_PAGES 20
77#define KVM_MIN_ALLOC_MMU_PAGES 64
1ae0a13d
DE
78#define KVM_MMU_HASH_SHIFT 10
79#define KVM_NUM_MMU_PAGES (1 << KVM_MMU_HASH_SHIFT)
d657a98e
ZX
80#define KVM_MIN_FREE_MMU_PAGES 5
81#define KVM_REFILL_PAGES 25
82#define KVM_MAX_CPUID_ENTRIES 40
0bed3b56 83#define KVM_NR_FIXED_MTRR_REGION 88
9ba075a6 84#define KVM_NR_VAR_MTRR 8
d657a98e 85
e9b11c17
ZX
86extern spinlock_t kvm_lock;
87extern struct list_head vm_list;
88
d657a98e
ZX
89struct kvm_vcpu;
90struct kvm;
91
5fdbf976 92enum kvm_reg {
2b3ccfa0
ZX
93 VCPU_REGS_RAX = 0,
94 VCPU_REGS_RCX = 1,
95 VCPU_REGS_RDX = 2,
96 VCPU_REGS_RBX = 3,
97 VCPU_REGS_RSP = 4,
98 VCPU_REGS_RBP = 5,
99 VCPU_REGS_RSI = 6,
100 VCPU_REGS_RDI = 7,
101#ifdef CONFIG_X86_64
102 VCPU_REGS_R8 = 8,
103 VCPU_REGS_R9 = 9,
104 VCPU_REGS_R10 = 10,
105 VCPU_REGS_R11 = 11,
106 VCPU_REGS_R12 = 12,
107 VCPU_REGS_R13 = 13,
108 VCPU_REGS_R14 = 14,
109 VCPU_REGS_R15 = 15,
110#endif
5fdbf976 111 VCPU_REGS_RIP,
2b3ccfa0
ZX
112 NR_VCPU_REGS
113};
114
6de4f3ad
AK
115enum kvm_reg_ex {
116 VCPU_EXREG_PDPTR = NR_VCPU_REGS,
117};
118
2b3ccfa0 119enum {
81609e3e 120 VCPU_SREG_ES,
2b3ccfa0 121 VCPU_SREG_CS,
81609e3e 122 VCPU_SREG_SS,
2b3ccfa0 123 VCPU_SREG_DS,
2b3ccfa0
ZX
124 VCPU_SREG_FS,
125 VCPU_SREG_GS,
2b3ccfa0
ZX
126 VCPU_SREG_TR,
127 VCPU_SREG_LDTR,
128};
129
56e82318 130#include <asm/kvm_emulate.h>
2b3ccfa0 131
d657a98e
ZX
132#define KVM_NR_MEM_OBJS 40
133
42dbaa5a
JK
134#define KVM_NR_DB_REGS 4
135
136#define DR6_BD (1 << 13)
137#define DR6_BS (1 << 14)
138#define DR6_FIXED_1 0xffff0ff0
139#define DR6_VOLATILE 0x0000e00f
140
141#define DR7_BP_EN_MASK 0x000000ff
142#define DR7_GE (1 << 9)
143#define DR7_GD (1 << 13)
144#define DR7_FIXED_1 0x00000400
145#define DR7_VOLATILE 0xffff23ff
146
d657a98e
ZX
147/*
148 * We don't want allocation failures within the mmu code, so we preallocate
149 * enough memory for a single page fault in a cache.
150 */
151struct kvm_mmu_memory_cache {
152 int nobjs;
153 void *objects[KVM_NR_MEM_OBJS];
154};
155
156#define NR_PTE_CHAIN_ENTRIES 5
157
158struct kvm_pte_chain {
159 u64 *parent_ptes[NR_PTE_CHAIN_ENTRIES];
160 struct hlist_node link;
161};
162
163/*
164 * kvm_mmu_page_role, below, is defined as:
165 *
166 * bits 0:3 - total guest paging levels (2-4, or zero for real mode)
167 * bits 4:7 - page table level for this shadow (1-4)
168 * bits 8:9 - page table quadrant for 2-level guests
f6e2c02b
AK
169 * bit 16 - direct mapping of virtual to physical mapping at gfn
170 * used for real mode and two-dimensional paging
d657a98e
ZX
171 * bits 17:19 - common access permissions for all ptes in this shadow page
172 */
173union kvm_mmu_page_role {
174 unsigned word;
175 struct {
7d76b4d3 176 unsigned level:4;
5b7e0102 177 unsigned cr4_pae:1;
7d76b4d3
JP
178 unsigned quadrant:2;
179 unsigned pad_for_nice_hex_output:6;
f6e2c02b 180 unsigned direct:1;
7d76b4d3 181 unsigned access:3;
2e53d63a 182 unsigned invalid:1;
9645bb56 183 unsigned nxe:1;
3dbe1415 184 unsigned cr0_wp:1;
d657a98e
ZX
185 };
186};
187
188struct kvm_mmu_page {
189 struct list_head link;
190 struct hlist_node hash_link;
191
192 /*
193 * The following two entries are used to key the shadow page in the
194 * hash table.
195 */
196 gfn_t gfn;
197 union kvm_mmu_page_role role;
198
199 u64 *spt;
200 /* hold the gfn of each spte inside spt */
201 gfn_t *gfns;
291f26bc
SY
202 /*
203 * One bit set per slot which has memory
204 * in this shadow page.
205 */
206 DECLARE_BITMAP(slot_bitmap, KVM_MEMORY_SLOTS + KVM_PRIVATE_MEM_SLOTS);
0571d366 207 bool multimapped; /* More than one parent_pte? */
4731d4c7 208 bool unsync;
0571d366 209 int root_count; /* Currently serving as active root */
60c8aec6 210 unsigned int unsync_children;
d657a98e
ZX
211 union {
212 u64 *parent_pte; /* !multimapped */
213 struct hlist_head parent_ptes; /* multimapped, kvm_pte_chain */
214 };
0074ff63 215 DECLARE_BITMAP(unsync_child_bitmap, 512);
d657a98e
ZX
216};
217
6ad18fba
DH
218struct kvm_pv_mmu_op_buffer {
219 void *ptr;
220 unsigned len;
221 unsigned processed;
222 char buf[512] __aligned(sizeof(long));
223};
224
1c08364c
AK
225struct kvm_pio_request {
226 unsigned long count;
1c08364c
AK
227 int in;
228 int port;
229 int size;
1c08364c
AK
230};
231
d657a98e
ZX
232/*
233 * x86 supports 3 paging modes (4-level 64-bit, 3-level 64-bit, and 2-level
234 * 32-bit). The kvm_mmu structure abstracts the details of the current mmu
235 * mode.
236 */
237struct kvm_mmu {
238 void (*new_cr3)(struct kvm_vcpu *vcpu);
239 int (*page_fault)(struct kvm_vcpu *vcpu, gva_t gva, u32 err);
240 void (*free)(struct kvm_vcpu *vcpu);
1871c602
GN
241 gpa_t (*gva_to_gpa)(struct kvm_vcpu *vcpu, gva_t gva, u32 access,
242 u32 *error);
d657a98e
ZX
243 void (*prefetch_page)(struct kvm_vcpu *vcpu,
244 struct kvm_mmu_page *page);
e8bc217a 245 int (*sync_page)(struct kvm_vcpu *vcpu,
be71e061 246 struct kvm_mmu_page *sp, bool clear_unsync);
a7052897 247 void (*invlpg)(struct kvm_vcpu *vcpu, gva_t gva);
d657a98e
ZX
248 hpa_t root_hpa;
249 int root_level;
250 int shadow_root_level;
a770f6f2 251 union kvm_mmu_page_role base_role;
d657a98e
ZX
252
253 u64 *pae_root;
82725b20 254 u64 rsvd_bits_mask[2][4];
d657a98e
ZX
255};
256
ad312c7c 257struct kvm_vcpu_arch {
34c16eec 258 u64 host_tsc;
5fdbf976
MT
259 /*
260 * rip and regs accesses must go through
261 * kvm_{register,rip}_{read,write} functions.
262 */
263 unsigned long regs[NR_VCPU_REGS];
264 u32 regs_avail;
265 u32 regs_dirty;
34c16eec
ZX
266
267 unsigned long cr0;
e8467fda 268 unsigned long cr0_guest_owned_bits;
34c16eec
ZX
269 unsigned long cr2;
270 unsigned long cr3;
271 unsigned long cr4;
fc78f519 272 unsigned long cr4_guest_owned_bits;
34c16eec 273 unsigned long cr8;
1371d904 274 u32 hflags;
34c16eec 275 u64 pdptrs[4]; /* pae */
f6801dff 276 u64 efer;
34c16eec
ZX
277 u64 apic_base;
278 struct kvm_lapic *apic; /* kernel irqchip context */
e1035715 279 int32_t apic_arb_prio;
34c16eec
ZX
280 int mp_state;
281 int sipi_vector;
282 u64 ia32_misc_enable_msr;
b209749f 283 bool tpr_access_reporting;
34c16eec
ZX
284
285 struct kvm_mmu mmu;
6ad18fba
DH
286 /* only needed in kvm_pv_mmu_op() path, but it's hot so
287 * put it here to avoid allocation */
288 struct kvm_pv_mmu_op_buffer mmu_op_buffer;
34c16eec
ZX
289
290 struct kvm_mmu_memory_cache mmu_pte_chain_cache;
291 struct kvm_mmu_memory_cache mmu_rmap_desc_cache;
292 struct kvm_mmu_memory_cache mmu_page_cache;
293 struct kvm_mmu_memory_cache mmu_page_header_cache;
294
295 gfn_t last_pt_write_gfn;
296 int last_pt_write_count;
297 u64 *last_pte_updated;
1b7fcd32 298 gfn_t last_pte_gfn;
34c16eec 299
d7824fff 300 struct {
35149e21
AL
301 gfn_t gfn; /* presumed gfn during guest pte update */
302 pfn_t pfn; /* pfn corresponding to that gfn */
e930bffe 303 unsigned long mmu_seq;
d7824fff
AK
304 } update_pte;
305
98918833 306 struct fpu guest_fpu;
2acf923e 307 u64 xcr0;
34c16eec
ZX
308
309 gva_t mmio_fault_cr2;
310 struct kvm_pio_request pio;
311 void *pio_data;
312
66fd3f7f
GN
313 u8 event_exit_inst_len;
314
298101da
AK
315 struct kvm_queued_exception {
316 bool pending;
317 bool has_error_code;
ce7ddec4 318 bool reinject;
298101da
AK
319 u8 nr;
320 u32 error_code;
321 } exception;
322
937a7eae
AK
323 struct kvm_queued_interrupt {
324 bool pending;
66fd3f7f 325 bool soft;
937a7eae
AK
326 u8 nr;
327 } interrupt;
328
34c16eec
ZX
329 int halt_request; /* real mode on Intel only */
330
331 int cpuid_nent;
07716717 332 struct kvm_cpuid_entry2 cpuid_entries[KVM_MAX_CPUID_ENTRIES];
34c16eec
ZX
333 /* emulate context */
334
335 struct x86_emulate_ctxt emulate_ctxt;
18068523
GOC
336
337 gpa_t time;
50d0a0f9
GH
338 struct pvclock_vcpu_time_info hv_clock;
339 unsigned int hv_clock_tsc_khz;
18068523
GOC
340 unsigned int time_offset;
341 struct page *time_page;
3419ffc8
SY
342
343 bool nmi_pending;
668f612f 344 bool nmi_injected;
9ba075a6 345
0bed3b56
SY
346 struct mtrr_state_type mtrr_state;
347 u32 pat;
42dbaa5a
JK
348
349 int switch_db_regs;
42dbaa5a
JK
350 unsigned long db[KVM_NR_DB_REGS];
351 unsigned long dr6;
352 unsigned long dr7;
353 unsigned long eff_db[KVM_NR_DB_REGS];
890ca9ae
HY
354
355 u64 mcg_cap;
356 u64 mcg_status;
357 u64 mcg_ctl;
358 u64 *mce_banks;
94fe45da
JK
359
360 /* used for guest single stepping over the given code position */
94fe45da 361 unsigned long singlestep_rip;
f92653ee 362
10388a07
GN
363 /* fields used by HYPER-V emulation */
364 u64 hv_vapic;
f5f48ee1
SY
365
366 cpumask_var_t wbinvd_dirty_mask;
34c16eec
ZX
367};
368
fef9cce0 369struct kvm_arch {
f05e70ac
ZX
370 unsigned int n_free_mmu_pages;
371 unsigned int n_requested_mmu_pages;
372 unsigned int n_alloc_mmu_pages;
08e850c6 373 atomic_t invlpg_counter;
f05e70ac
ZX
374 struct hlist_head mmu_page_hash[KVM_NUM_MMU_PAGES];
375 /*
376 * Hash table of struct kvm_mmu_page.
377 */
378 struct list_head active_mmu_pages;
4d5c5d0f 379 struct list_head assigned_dev_head;
19de40a8 380 struct iommu_domain *iommu_domain;
522c68c4 381 int iommu_flags;
d7deeeb0
ZX
382 struct kvm_pic *vpic;
383 struct kvm_ioapic *vioapic;
7837699f 384 struct kvm_pit *vpit;
cc6e462c 385 int vapics_in_nmi_mode;
bfc6d222 386
bfc6d222
ZX
387 unsigned int tss_addr;
388 struct page *apic_access_page;
18068523
GOC
389
390 gpa_t wall_clock;
b7ebfb05
SY
391
392 struct page *ept_identity_pagetable;
393 bool ept_identity_pagetable_done;
b927a3ce 394 gpa_t ept_identity_map_addr;
5550af4d
SY
395
396 unsigned long irq_sources_bitmap;
53f658b3 397 u64 vm_init_tsc;
afbcf7ab 398 s64 kvmclock_offset;
ffde22ac
ES
399
400 struct kvm_xen_hvm_config xen_hvm_config;
55cd8e5a
GN
401
402 /* fields used by HYPER-V emulation */
403 u64 hv_guest_os_id;
404 u64 hv_hypercall;
d69fb81f
ZX
405};
406
0711456c
ZX
407struct kvm_vm_stat {
408 u32 mmu_shadow_zapped;
409 u32 mmu_pte_write;
410 u32 mmu_pte_updated;
411 u32 mmu_pde_zapped;
412 u32 mmu_flooded;
413 u32 mmu_recycled;
dfc5aa00 414 u32 mmu_cache_miss;
4731d4c7 415 u32 mmu_unsync;
0711456c 416 u32 remote_tlb_flush;
05da4558 417 u32 lpages;
0711456c
ZX
418};
419
77b4c255
ZX
420struct kvm_vcpu_stat {
421 u32 pf_fixed;
422 u32 pf_guest;
423 u32 tlb_flush;
424 u32 invlpg;
425
426 u32 exits;
427 u32 io_exits;
428 u32 mmio_exits;
429 u32 signal_exits;
430 u32 irq_window_exits;
f08864b4 431 u32 nmi_window_exits;
77b4c255
ZX
432 u32 halt_exits;
433 u32 halt_wakeup;
434 u32 request_irq_exits;
435 u32 irq_exits;
436 u32 host_state_reload;
437 u32 efer_reload;
438 u32 fpu_reload;
439 u32 insn_emulation;
440 u32 insn_emulation_fail;
f11c3a8d 441 u32 hypercalls;
fa89a817 442 u32 irq_injections;
c4abb7c9 443 u32 nmi_injections;
77b4c255 444};
ad312c7c 445
ea4a5ff8
ZX
446struct kvm_x86_ops {
447 int (*cpu_has_kvm_support)(void); /* __init */
448 int (*disabled_by_bios)(void); /* __init */
10474ae8 449 int (*hardware_enable)(void *dummy);
ea4a5ff8
ZX
450 void (*hardware_disable)(void *dummy);
451 void (*check_processor_compatibility)(void *rtn);
452 int (*hardware_setup)(void); /* __init */
453 void (*hardware_unsetup)(void); /* __exit */
774ead3a 454 bool (*cpu_has_accelerated_tpr)(void);
0e851880 455 void (*cpuid_update)(struct kvm_vcpu *vcpu);
ea4a5ff8
ZX
456
457 /* Create, but do not attach this VCPU */
458 struct kvm_vcpu *(*vcpu_create)(struct kvm *kvm, unsigned id);
459 void (*vcpu_free)(struct kvm_vcpu *vcpu);
460 int (*vcpu_reset)(struct kvm_vcpu *vcpu);
461
462 void (*prepare_guest_switch)(struct kvm_vcpu *vcpu);
463 void (*vcpu_load)(struct kvm_vcpu *vcpu, int cpu);
464 void (*vcpu_put)(struct kvm_vcpu *vcpu);
ea4a5ff8 465
355be0b9
JK
466 void (*set_guest_debug)(struct kvm_vcpu *vcpu,
467 struct kvm_guest_debug *dbg);
ea4a5ff8
ZX
468 int (*get_msr)(struct kvm_vcpu *vcpu, u32 msr_index, u64 *pdata);
469 int (*set_msr)(struct kvm_vcpu *vcpu, u32 msr_index, u64 data);
470 u64 (*get_segment_base)(struct kvm_vcpu *vcpu, int seg);
471 void (*get_segment)(struct kvm_vcpu *vcpu,
472 struct kvm_segment *var, int seg);
2e4d2653 473 int (*get_cpl)(struct kvm_vcpu *vcpu);
ea4a5ff8
ZX
474 void (*set_segment)(struct kvm_vcpu *vcpu,
475 struct kvm_segment *var, int seg);
476 void (*get_cs_db_l_bits)(struct kvm_vcpu *vcpu, int *db, int *l);
e8467fda 477 void (*decache_cr0_guest_bits)(struct kvm_vcpu *vcpu);
ea4a5ff8
ZX
478 void (*decache_cr4_guest_bits)(struct kvm_vcpu *vcpu);
479 void (*set_cr0)(struct kvm_vcpu *vcpu, unsigned long cr0);
480 void (*set_cr3)(struct kvm_vcpu *vcpu, unsigned long cr3);
481 void (*set_cr4)(struct kvm_vcpu *vcpu, unsigned long cr4);
482 void (*set_efer)(struct kvm_vcpu *vcpu, u64 efer);
89a27f4d
GN
483 void (*get_idt)(struct kvm_vcpu *vcpu, struct desc_ptr *dt);
484 void (*set_idt)(struct kvm_vcpu *vcpu, struct desc_ptr *dt);
485 void (*get_gdt)(struct kvm_vcpu *vcpu, struct desc_ptr *dt);
486 void (*set_gdt)(struct kvm_vcpu *vcpu, struct desc_ptr *dt);
020df079 487 void (*set_dr7)(struct kvm_vcpu *vcpu, unsigned long value);
5fdbf976 488 void (*cache_reg)(struct kvm_vcpu *vcpu, enum kvm_reg reg);
ea4a5ff8
ZX
489 unsigned long (*get_rflags)(struct kvm_vcpu *vcpu);
490 void (*set_rflags)(struct kvm_vcpu *vcpu, unsigned long rflags);
6b52d186 491 void (*fpu_activate)(struct kvm_vcpu *vcpu);
02daab21 492 void (*fpu_deactivate)(struct kvm_vcpu *vcpu);
ea4a5ff8
ZX
493
494 void (*tlb_flush)(struct kvm_vcpu *vcpu);
ea4a5ff8 495
851ba692
AK
496 void (*run)(struct kvm_vcpu *vcpu);
497 int (*handle_exit)(struct kvm_vcpu *vcpu);
ea4a5ff8 498 void (*skip_emulated_instruction)(struct kvm_vcpu *vcpu);
2809f5d2
GC
499 void (*set_interrupt_shadow)(struct kvm_vcpu *vcpu, int mask);
500 u32 (*get_interrupt_shadow)(struct kvm_vcpu *vcpu, int mask);
ea4a5ff8
ZX
501 void (*patch_hypercall)(struct kvm_vcpu *vcpu,
502 unsigned char *hypercall_addr);
66fd3f7f 503 void (*set_irq)(struct kvm_vcpu *vcpu);
95ba8273 504 void (*set_nmi)(struct kvm_vcpu *vcpu);
298101da 505 void (*queue_exception)(struct kvm_vcpu *vcpu, unsigned nr,
ce7ddec4
JR
506 bool has_error_code, u32 error_code,
507 bool reinject);
78646121 508 int (*interrupt_allowed)(struct kvm_vcpu *vcpu);
95ba8273 509 int (*nmi_allowed)(struct kvm_vcpu *vcpu);
3cfc3092
JK
510 bool (*get_nmi_mask)(struct kvm_vcpu *vcpu);
511 void (*set_nmi_mask)(struct kvm_vcpu *vcpu, bool masked);
95ba8273
GN
512 void (*enable_nmi_window)(struct kvm_vcpu *vcpu);
513 void (*enable_irq_window)(struct kvm_vcpu *vcpu);
514 void (*update_cr8_intercept)(struct kvm_vcpu *vcpu, int tpr, int irr);
ea4a5ff8 515 int (*set_tss_addr)(struct kvm *kvm, unsigned int addr);
67253af5 516 int (*get_tdp_level)(void);
4b12f0de 517 u64 (*get_mt_mask)(struct kvm_vcpu *vcpu, gfn_t gfn, bool is_mmio);
17cc3935 518 int (*get_lpage_level)(void);
4e47c7a6 519 bool (*rdtscp_supported)(void);
344f414f 520
d4330ef2
JR
521 void (*set_supported_cpuid)(u32 func, struct kvm_cpuid_entry2 *entry);
522
f5f48ee1
SY
523 bool (*has_wbinvd_exit)(void);
524
229456fc 525 const struct trace_print_flags *exit_reasons_str;
ea4a5ff8
ZX
526};
527
97896d04
ZX
528extern struct kvm_x86_ops *kvm_x86_ops;
529
54f1585a
ZX
530int kvm_mmu_module_init(void);
531void kvm_mmu_module_exit(void);
532
533void kvm_mmu_destroy(struct kvm_vcpu *vcpu);
534int kvm_mmu_create(struct kvm_vcpu *vcpu);
535int kvm_mmu_setup(struct kvm_vcpu *vcpu);
536void kvm_mmu_set_nonpresent_ptes(u64 trap_pte, u64 notrap_pte);
7b52345e
SY
537void kvm_mmu_set_base_ptes(u64 base_pte);
538void kvm_mmu_set_mask_ptes(u64 user_mask, u64 accessed_mask,
4b12f0de 539 u64 dirty_mask, u64 nx_mask, u64 x_mask);
54f1585a
ZX
540
541int kvm_mmu_reset_context(struct kvm_vcpu *vcpu);
542void kvm_mmu_slot_remove_write_access(struct kvm *kvm, int slot);
543void kvm_mmu_zap_all(struct kvm *kvm);
3ad82a7e 544unsigned int kvm_mmu_calculate_mmu_pages(struct kvm *kvm);
54f1585a
ZX
545void kvm_mmu_change_mmu_pages(struct kvm *kvm, unsigned int kvm_nr_mmu_pages);
546
cc4b6871
JR
547int load_pdptrs(struct kvm_vcpu *vcpu, unsigned long cr3);
548
3200f405 549int emulator_write_phys(struct kvm_vcpu *vcpu, gpa_t gpa,
9f811285 550 const void *val, int bytes);
2f333bcb
MT
551int kvm_pv_mmu_op(struct kvm_vcpu *vcpu, unsigned long bytes,
552 gpa_t addr, unsigned long *ret);
4b12f0de 553u8 kvm_get_guest_memory_type(struct kvm_vcpu *vcpu, gfn_t gfn);
2f333bcb
MT
554
555extern bool tdp_enabled;
9f811285 556
54f1585a
ZX
557enum emulation_result {
558 EMULATE_DONE, /* no further processing */
559 EMULATE_DO_MMIO, /* kvm_run filled with mmio request */
560 EMULATE_FAIL, /* can't emulate this instruction */
561};
562
571008da
SY
563#define EMULTYPE_NO_DECODE (1 << 0)
564#define EMULTYPE_TRAP_UD (1 << 1)
ba8afb6b 565#define EMULTYPE_SKIP (1 << 2)
851ba692 566int emulate_instruction(struct kvm_vcpu *vcpu,
571008da 567 unsigned long cr2, u16 error_code, int emulation_type);
54f1585a
ZX
568void realmode_lgdt(struct kvm_vcpu *vcpu, u16 size, unsigned long address);
569void realmode_lidt(struct kvm_vcpu *vcpu, u16 size, unsigned long address);
54f1585a 570
f2b4b7dd 571void kvm_enable_efer_bits(u64);
54f1585a
ZX
572int kvm_get_msr(struct kvm_vcpu *vcpu, u32 msr_index, u64 *data);
573int kvm_set_msr(struct kvm_vcpu *vcpu, u32 msr_index, u64 data);
574
575struct x86_emulate_ctxt;
576
cf8f70bf 577int kvm_fast_pio_out(struct kvm_vcpu *vcpu, int size, unsigned short port);
54f1585a
ZX
578void kvm_emulate_cpuid(struct kvm_vcpu *vcpu);
579int kvm_emulate_halt(struct kvm_vcpu *vcpu);
580int emulate_invlpg(struct kvm_vcpu *vcpu, gva_t address);
581int emulate_clts(struct kvm_vcpu *vcpu);
f5f48ee1 582int kvm_emulate_wbinvd(struct kvm_vcpu *vcpu);
54f1585a 583
3e6e0aab 584void kvm_get_segment(struct kvm_vcpu *vcpu, struct kvm_segment *var, int seg);
c697518a 585int kvm_load_segment_descriptor(struct kvm_vcpu *vcpu, u16 selector, int seg);
3e6e0aab 586
e269fb21
JK
587int kvm_task_switch(struct kvm_vcpu *vcpu, u16 tss_selector, int reason,
588 bool has_error_code, u32 error_code);
37817f29 589
49a9b07e 590int kvm_set_cr0(struct kvm_vcpu *vcpu, unsigned long cr0);
2390218b 591int kvm_set_cr3(struct kvm_vcpu *vcpu, unsigned long cr3);
a83b29c6 592int kvm_set_cr4(struct kvm_vcpu *vcpu, unsigned long cr4);
9c20456a 593void kvm_set_cr8(struct kvm_vcpu *vcpu, unsigned long cr8);
020df079
GN
594int kvm_set_dr(struct kvm_vcpu *vcpu, int dr, unsigned long val);
595int kvm_get_dr(struct kvm_vcpu *vcpu, int dr, unsigned long *val);
2d3ad1f4
AK
596unsigned long kvm_get_cr8(struct kvm_vcpu *vcpu);
597void kvm_lmsw(struct kvm_vcpu *vcpu, unsigned long msw);
54f1585a 598void kvm_get_cs_db_l_bits(struct kvm_vcpu *vcpu, int *db, int *l);
2acf923e 599int kvm_set_xcr(struct kvm_vcpu *vcpu, u32 index, u64 xcr);
54f1585a
ZX
600
601int kvm_get_msr_common(struct kvm_vcpu *vcpu, u32 msr, u64 *pdata);
602int kvm_set_msr_common(struct kvm_vcpu *vcpu, u32 msr, u64 data);
603
91586a3b
JK
604unsigned long kvm_get_rflags(struct kvm_vcpu *vcpu);
605void kvm_set_rflags(struct kvm_vcpu *vcpu, unsigned long rflags);
606
298101da
AK
607void kvm_queue_exception(struct kvm_vcpu *vcpu, unsigned nr);
608void kvm_queue_exception_e(struct kvm_vcpu *vcpu, unsigned nr, u32 error_code);
ce7ddec4
JR
609void kvm_requeue_exception(struct kvm_vcpu *vcpu, unsigned nr);
610void kvm_requeue_exception_e(struct kvm_vcpu *vcpu, unsigned nr, u32 error_code);
c3c91fee
AK
611void kvm_inject_page_fault(struct kvm_vcpu *vcpu, unsigned long cr2,
612 u32 error_code);
0a79b009 613bool kvm_require_cpl(struct kvm_vcpu *vcpu, int required_cpl);
298101da 614
4925663a 615int kvm_pic_set_irq(void *opaque, int irq, int level);
3de42dc0 616
3419ffc8
SY
617void kvm_inject_nmi(struct kvm_vcpu *vcpu);
618
10ab25cd 619int fx_init(struct kvm_vcpu *vcpu);
54f1585a 620
d835dfec 621void kvm_mmu_flush_tlb(struct kvm_vcpu *vcpu);
54f1585a 622void kvm_mmu_pte_write(struct kvm_vcpu *vcpu, gpa_t gpa,
ad218f85
MT
623 const u8 *new, int bytes,
624 bool guest_initiated);
54f1585a
ZX
625int kvm_mmu_unprotect_page_virt(struct kvm_vcpu *vcpu, gva_t gva);
626void __kvm_mmu_free_some_pages(struct kvm_vcpu *vcpu);
627int kvm_mmu_load(struct kvm_vcpu *vcpu);
628void kvm_mmu_unload(struct kvm_vcpu *vcpu);
0ba73cda 629void kvm_mmu_sync_roots(struct kvm_vcpu *vcpu);
1871c602
GN
630gpa_t kvm_mmu_gva_to_gpa_read(struct kvm_vcpu *vcpu, gva_t gva, u32 *error);
631gpa_t kvm_mmu_gva_to_gpa_fetch(struct kvm_vcpu *vcpu, gva_t gva, u32 *error);
632gpa_t kvm_mmu_gva_to_gpa_write(struct kvm_vcpu *vcpu, gva_t gva, u32 *error);
633gpa_t kvm_mmu_gva_to_gpa_system(struct kvm_vcpu *vcpu, gva_t gva, u32 *error);
54f1585a
ZX
634
635int kvm_emulate_hypercall(struct kvm_vcpu *vcpu);
636
637int kvm_fix_hypercall(struct kvm_vcpu *vcpu);
638
3067714c 639int kvm_mmu_page_fault(struct kvm_vcpu *vcpu, gva_t gva, u32 error_code);
a7052897 640void kvm_mmu_invlpg(struct kvm_vcpu *vcpu, gva_t gva);
34c16eec 641
18552672 642void kvm_enable_tdp(void);
5f4cb662 643void kvm_disable_tdp(void);
18552672 644
de7d789a 645int complete_pio(struct kvm_vcpu *vcpu);
f850e2e6 646bool kvm_check_iopl(struct kvm_vcpu *vcpu);
ec6d273d
ZX
647
648static inline struct kvm_mmu_page *page_header(hpa_t shadow_page)
649{
650 struct page *page = pfn_to_page(shadow_page >> PAGE_SHIFT);
651
652 return (struct kvm_mmu_page *)page_private(page);
653}
654
d6e88aec 655static inline u16 kvm_read_ldt(void)
ec6d273d
ZX
656{
657 u16 ldt;
658 asm("sldt %0" : "=g"(ldt));
659 return ldt;
660}
661
d6e88aec 662static inline void kvm_load_ldt(u16 sel)
ec6d273d
ZX
663{
664 asm("lldt %0" : : "rm"(sel));
665}
ec6d273d 666
ec6d273d
ZX
667#ifdef CONFIG_X86_64
668static inline unsigned long read_msr(unsigned long msr)
669{
670 u64 value;
671
672 rdmsrl(msr, value);
673 return value;
674}
675#endif
676
ec6d273d
ZX
677static inline u32 get_rdx_init_val(void)
678{
679 return 0x600; /* P6 family */
680}
681
c1a5d4f9
AK
682static inline void kvm_inject_gp(struct kvm_vcpu *vcpu, u32 error_code)
683{
684 kvm_queue_exception_e(vcpu, GP_VECTOR, error_code);
685}
686
ec6d273d
ZX
687#define TSS_IOPB_BASE_OFFSET 0x66
688#define TSS_BASE_SIZE 0x68
689#define TSS_IOPB_SIZE (65536 / 8)
690#define TSS_REDIRECTION_SIZE (256 / 8)
7d76b4d3
JP
691#define RMODE_TSS_SIZE \
692 (TSS_BASE_SIZE + TSS_REDIRECTION_SIZE + TSS_IOPB_SIZE + 1)
53e0aa7b 693
37817f29
IE
694enum {
695 TASK_SWITCH_CALL = 0,
696 TASK_SWITCH_IRET = 1,
697 TASK_SWITCH_JMP = 2,
698 TASK_SWITCH_GATE = 3,
699};
700
1371d904 701#define HF_GIF_MASK (1 << 0)
3d6368ef
AG
702#define HF_HIF_MASK (1 << 1)
703#define HF_VINTR_MASK (1 << 2)
95ba8273 704#define HF_NMI_MASK (1 << 3)
44c11430 705#define HF_IRET_MASK (1 << 4)
1371d904 706
4ecac3fd
AK
707/*
708 * Hardware virtualization extension instructions may fault if a
709 * reboot turns off virtualization while processes are running.
710 * Trap the fault and ignore the instruction if that happens.
711 */
712asmlinkage void kvm_handle_fault_on_reboot(void);
713
714#define __kvm_handle_fault_on_reboot(insn) \
715 "666: " insn "\n\t" \
18b13e54 716 ".pushsection .fixup, \"ax\" \n" \
4ecac3fd 717 "667: \n\t" \
8ceed347 718 __ASM_SIZE(push) " $666b \n\t" \
4ecac3fd
AK
719 "jmp kvm_handle_fault_on_reboot \n\t" \
720 ".popsection \n\t" \
721 ".pushsection __ex_table, \"a\" \n\t" \
8ceed347 722 _ASM_PTR " 666b, 667b \n\t" \
4ecac3fd
AK
723 ".popsection"
724
e930bffe
AA
725#define KVM_ARCH_WANT_MMU_NOTIFIER
726int kvm_unmap_hva(struct kvm *kvm, unsigned long hva);
727int kvm_age_hva(struct kvm *kvm, unsigned long hva);
3da0dd43 728void kvm_set_spte_hva(struct kvm *kvm, unsigned long hva, pte_t pte);
82725b20 729int cpuid_maxphyaddr(struct kvm_vcpu *vcpu);
a1b37100
GN
730int kvm_cpu_has_interrupt(struct kvm_vcpu *vcpu);
731int kvm_arch_interrupt_allowed(struct kvm_vcpu *vcpu);
0b71785d 732int kvm_cpu_get_interrupt(struct kvm_vcpu *v);
e930bffe 733
18863bdd 734void kvm_define_shared_msr(unsigned index, u32 msr);
d5696725 735void kvm_set_shared_msr(unsigned index, u64 val, u64 mask);
18863bdd 736
f92653ee
JK
737bool kvm_is_linear_rip(struct kvm_vcpu *vcpu, unsigned long linear_rip);
738
1965aae3 739#endif /* _ASM_X86_KVM_HOST_H */