]>
Commit | Line | Data |
---|---|---|
b2441318 | 1 | /* SPDX-License-Identifier: GPL-2.0 */ |
1965aae3 PA |
2 | #ifndef _ASM_X86_MSR_INDEX_H |
3 | #define _ASM_X86_MSR_INDEX_H | |
4bc5aa91 | 4 | |
d8eabc37 TG |
5 | #include <linux/bits.h> |
6 | ||
053080a9 BP |
7 | /* |
8 | * CPU model specific register (MSR) numbers. | |
9 | * | |
10 | * Do not add new entries to this file unless the definitions are shared | |
11 | * between multiple compilation units. | |
12 | */ | |
4bc5aa91 PA |
13 | |
14 | /* x86-64 specific MSRs */ | |
15 | #define MSR_EFER 0xc0000080 /* extended feature register */ | |
16 | #define MSR_STAR 0xc0000081 /* legacy mode SYSCALL target */ | |
17 | #define MSR_LSTAR 0xc0000082 /* long mode SYSCALL target */ | |
18 | #define MSR_CSTAR 0xc0000083 /* compat mode SYSCALL target */ | |
19 | #define MSR_SYSCALL_MASK 0xc0000084 /* EFLAGS mask for syscall */ | |
20 | #define MSR_FS_BASE 0xc0000100 /* 64bit FS base */ | |
21 | #define MSR_GS_BASE 0xc0000101 /* 64bit GS base */ | |
22 | #define MSR_KERNEL_GS_BASE 0xc0000102 /* SwapGS GS shadow */ | |
5df97400 | 23 | #define MSR_TSC_AUX 0xc0000103 /* Auxiliary TSC */ |
4bc5aa91 PA |
24 | |
25 | /* EFER bits: */ | |
26 | #define _EFER_SCE 0 /* SYSCALL/SYSRET */ | |
27 | #define _EFER_LME 8 /* Long mode enable */ | |
28 | #define _EFER_LMA 10 /* Long mode active (read-only) */ | |
29 | #define _EFER_NX 11 /* No execute enable */ | |
9962d032 | 30 | #define _EFER_SVME 12 /* Enable virtualization */ |
eec4b140 | 31 | #define _EFER_LMSLE 13 /* Long Mode Segment Limit Enable */ |
d2062693 | 32 | #define _EFER_FFXSR 14 /* Enable Fast FXSAVE/FXRSTOR */ |
4bc5aa91 PA |
33 | |
34 | #define EFER_SCE (1<<_EFER_SCE) | |
35 | #define EFER_LME (1<<_EFER_LME) | |
36 | #define EFER_LMA (1<<_EFER_LMA) | |
37 | #define EFER_NX (1<<_EFER_NX) | |
9962d032 | 38 | #define EFER_SVME (1<<_EFER_SVME) |
eec4b140 | 39 | #define EFER_LMSLE (1<<_EFER_LMSLE) |
d2062693 | 40 | #define EFER_FFXSR (1<<_EFER_FFXSR) |
4bc5aa91 PA |
41 | |
42 | /* Intel MSRs. Some also available on other CPUs */ | |
3f5a7896 | 43 | |
6650cdd9 PZI |
44 | #define MSR_TEST_CTRL 0x00000033 |
45 | #define MSR_TEST_CTRL_SPLIT_LOCK_DETECT_BIT 29 | |
46 | #define MSR_TEST_CTRL_SPLIT_LOCK_DETECT BIT(MSR_TEST_CTRL_SPLIT_LOCK_DETECT_BIT) | |
47 | ||
1e340c60 | 48 | #define MSR_IA32_SPEC_CTRL 0x00000048 /* Speculation Control */ |
d8eabc37 | 49 | #define SPEC_CTRL_IBRS BIT(0) /* Indirect Branch Restricted Speculation */ |
5bfbe3ad | 50 | #define SPEC_CTRL_STIBP_SHIFT 1 /* Single Thread Indirect Branch Predictor (STIBP) bit */ |
d8eabc37 | 51 | #define SPEC_CTRL_STIBP BIT(SPEC_CTRL_STIBP_SHIFT) /* STIBP mask */ |
9f65fb29 | 52 | #define SPEC_CTRL_SSBD_SHIFT 2 /* Speculative Store Bypass Disable bit */ |
d8eabc37 | 53 | #define SPEC_CTRL_SSBD BIT(SPEC_CTRL_SSBD_SHIFT) /* Speculative Store Bypass Disable */ |
1e340c60 DW |
54 | |
55 | #define MSR_IA32_PRED_CMD 0x00000049 /* Prediction Command */ | |
d8eabc37 | 56 | #define PRED_CMD_IBPB BIT(0) /* Indirect Branch Prediction Barrier */ |
1e340c60 | 57 | |
3f5a7896 TL |
58 | #define MSR_PPIN_CTL 0x0000004e |
59 | #define MSR_PPIN 0x0000004f | |
60 | ||
4bc5aa91 PA |
61 | #define MSR_IA32_PERFCTR0 0x000000c1 |
62 | #define MSR_IA32_PERFCTR1 0x000000c2 | |
63 | #define MSR_FSB_FREQ 0x000000cd | |
5369a21e | 64 | #define MSR_PLATFORM_INFO 0x000000ce |
90218ac7 KH |
65 | #define MSR_PLATFORM_INFO_CPUID_FAULT_BIT 31 |
66 | #define MSR_PLATFORM_INFO_CPUID_FAULT BIT_ULL(MSR_PLATFORM_INFO_CPUID_FAULT_BIT) | |
4bc5aa91 | 67 | |
bd688c69 FY |
68 | #define MSR_IA32_UMWAIT_CONTROL 0xe1 |
69 | #define MSR_IA32_UMWAIT_CONTROL_C02_DISABLE BIT(0) | |
70 | #define MSR_IA32_UMWAIT_CONTROL_RESERVED BIT(1) | |
71 | /* | |
72 | * The time field is bit[31:2], but representing a 32bit value with | |
73 | * bit[1:0] zero. | |
74 | */ | |
75 | #define MSR_IA32_UMWAIT_CONTROL_TIME_MASK (~0x03U) | |
76 | ||
6650cdd9 PZI |
77 | /* Abbreviated from Intel SDM name IA32_CORE_CAPABILITIES */ |
78 | #define MSR_IA32_CORE_CAPS 0x000000cf | |
79 | #define MSR_IA32_CORE_CAPS_SPLIT_LOCK_DETECT_BIT 5 | |
80 | #define MSR_IA32_CORE_CAPS_SPLIT_LOCK_DETECT BIT(MSR_IA32_CORE_CAPS_SPLIT_LOCK_DETECT_BIT) | |
81 | ||
40496c8e | 82 | #define MSR_PKG_CST_CONFIG_CONTROL 0x000000e2 |
14796fca LB |
83 | #define NHM_C3_AUTO_DEMOTE (1UL << 25) |
84 | #define NHM_C1_AUTO_DEMOTE (1UL << 26) | |
bfb53ccf | 85 | #define ATM_LNC_C6_AUTO_DEMOTE (1UL << 25) |
a00072a2 MT |
86 | #define SNB_C3_AUTO_UNDEMOTE (1UL << 27) |
87 | #define SNB_C1_AUTO_UNDEMOTE (1UL << 28) | |
14796fca | 88 | |
4bc5aa91 | 89 | #define MSR_MTRRcap 0x000000fe |
1e340c60 DW |
90 | |
91 | #define MSR_IA32_ARCH_CAPABILITIES 0x0000010a | |
d8eabc37 TG |
92 | #define ARCH_CAP_RDCL_NO BIT(0) /* Not susceptible to Meltdown */ |
93 | #define ARCH_CAP_IBRS_ALL BIT(1) /* Enhanced IBRS support */ | |
ae5afe50 | 94 | #define ARCH_CAP_RSBA BIT(2) /* RET may use alternative branch predictors */ |
d8eabc37 TG |
95 | #define ARCH_CAP_SKIP_VMENTRY_L1DFLUSH BIT(3) /* Skip L1D flush on vmentry */ |
96 | #define ARCH_CAP_SSB_NO BIT(4) /* | |
97 | * Not susceptible to Speculative Store Bypass | |
98 | * attack, so no Speculative Store Bypass | |
99 | * control required. | |
100 | */ | |
ed5194c2 AK |
101 | #define ARCH_CAP_MDS_NO BIT(5) /* |
102 | * Not susceptible to | |
103 | * Microarchitectural Data | |
104 | * Sampling (MDS) vulnerabilities. | |
105 | */ | |
db4d30fb VT |
106 | #define ARCH_CAP_PSCHANGE_MC_NO BIT(6) /* |
107 | * The processor is not susceptible to a | |
108 | * machine check error due to modifying the | |
109 | * code page size along with either the | |
110 | * physical address or cache type | |
111 | * without TLB invalidation. | |
112 | */ | |
c2955f27 | 113 | #define ARCH_CAP_TSX_CTRL_MSR BIT(7) /* MSR for TSX control is available. */ |
1b42f017 PG |
114 | #define ARCH_CAP_TAA_NO BIT(8) /* |
115 | * Not susceptible to | |
116 | * TSX Async Abort (TAA) vulnerabilities. | |
117 | */ | |
17b6d997 PG |
118 | #define ARCH_CAP_SBDR_SSDP_NO BIT(13) /* |
119 | * Not susceptible to SBDR and SSDP | |
120 | * variants of Processor MMIO stale data | |
121 | * vulnerabilities. | |
122 | */ | |
123 | #define ARCH_CAP_FBSDP_NO BIT(14) /* | |
124 | * Not susceptible to FBSDP variant of | |
125 | * Processor MMIO stale data | |
126 | * vulnerabilities. | |
127 | */ | |
128 | #define ARCH_CAP_PSDP_NO BIT(15) /* | |
129 | * Not susceptible to PSDP variant of | |
130 | * Processor MMIO stale data | |
131 | * vulnerabilities. | |
132 | */ | |
133 | #define ARCH_CAP_FB_CLEAR BIT(17) /* | |
134 | * VERW clears CPU fill buffer | |
135 | * even on MDS_NO CPUs. | |
136 | */ | |
44622830 PG |
137 | #define ARCH_CAP_FB_CLEAR_CTRL BIT(18) /* |
138 | * MSR_IA32_MCU_OPT_CTRL[FB_CLEAR_DIS] | |
139 | * bit available to control VERW | |
140 | * behavior. | |
141 | */ | |
1e340c60 | 142 | |
3fa045be | 143 | #define MSR_IA32_FLUSH_CMD 0x0000010b |
d8eabc37 TG |
144 | #define L1D_FLUSH BIT(0) /* |
145 | * Writeback and invalidate the | |
146 | * L1 data cache. | |
147 | */ | |
3fa045be | 148 | |
4bc5aa91 | 149 | #define MSR_IA32_BBL_CR_CTL 0x00000119 |
91c9c3ed | 150 | #define MSR_IA32_BBL_CR_CTL3 0x0000011e |
4bc5aa91 | 151 | |
c2955f27 PG |
152 | #define MSR_IA32_TSX_CTRL 0x00000122 |
153 | #define TSX_CTRL_RTM_DISABLE BIT(0) /* Disable RTM feature */ | |
154 | #define TSX_CTRL_CPUID_CLEAR BIT(1) /* Disable TSX enumeration */ | |
155 | ||
7e5b3c26 | 156 | #define MSR_IA32_MCU_OPT_CTRL 0x00000123 |
15db8764 PG |
157 | #define RNGDS_MITG_DIS BIT(0) /* SRBDS support */ |
158 | #define RTM_ALLOW BIT(1) /* TSX development mode */ | |
44622830 | 159 | #define FB_CLEAR_DIS BIT(3) /* CPU Fill buffer clear disable */ |
7e5b3c26 | 160 | |
4bc5aa91 PA |
161 | #define MSR_IA32_SYSENTER_CS 0x00000174 |
162 | #define MSR_IA32_SYSENTER_ESP 0x00000175 | |
163 | #define MSR_IA32_SYSENTER_EIP 0x00000176 | |
164 | ||
165 | #define MSR_IA32_MCG_CAP 0x00000179 | |
166 | #define MSR_IA32_MCG_STATUS 0x0000017a | |
167 | #define MSR_IA32_MCG_CTL 0x0000017b | |
68299a42 | 168 | #define MSR_ERROR_CONTROL 0x0000017f |
bc12edb8 | 169 | #define MSR_IA32_MCG_EXT_CTL 0x000004d0 |
4bc5aa91 | 170 | |
a7e3ed1e AK |
171 | #define MSR_OFFCORE_RSP_0 0x000001a6 |
172 | #define MSR_OFFCORE_RSP_1 0x000001a7 | |
c4d30668 LB |
173 | #define MSR_TURBO_RATIO_LIMIT 0x000001ad |
174 | #define MSR_TURBO_RATIO_LIMIT1 0x000001ae | |
175 | #define MSR_TURBO_RATIO_LIMIT2 0x000001af | |
a7e3ed1e | 176 | |
225ce539 SE |
177 | #define MSR_LBR_SELECT 0x000001c8 |
178 | #define MSR_LBR_TOS 0x000001c9 | |
ed7bde7a SP |
179 | |
180 | #define MSR_IA32_POWER_CTL 0x000001fc | |
181 | #define MSR_IA32_POWER_CTL_BIT_EE 19 | |
182 | ||
225ce539 SE |
183 | #define MSR_LBR_NHM_FROM 0x00000680 |
184 | #define MSR_LBR_NHM_TO 0x000006c0 | |
185 | #define MSR_LBR_CORE_FROM 0x00000040 | |
186 | #define MSR_LBR_CORE_TO 0x00000060 | |
187 | ||
b83ff1c8 AK |
188 | #define MSR_LBR_INFO_0 0x00000dc0 /* ... 0xddf for _31 */ |
189 | #define LBR_INFO_MISPRED BIT_ULL(63) | |
190 | #define LBR_INFO_IN_TX BIT_ULL(62) | |
191 | #define LBR_INFO_ABORT BIT_ULL(61) | |
d6a162a4 | 192 | #define LBR_INFO_CYC_CNT_VALID BIT_ULL(60) |
b83ff1c8 | 193 | #define LBR_INFO_CYCLES 0xffff |
d6a162a4 KL |
194 | #define LBR_INFO_BR_TYPE_OFFSET 56 |
195 | #define LBR_INFO_BR_TYPE (0xfull << LBR_INFO_BR_TYPE_OFFSET) | |
196 | ||
197 | #define MSR_ARCH_LBR_CTL 0x000014ce | |
198 | #define ARCH_LBR_CTL_LBREN BIT(0) | |
199 | #define ARCH_LBR_CTL_CPL_OFFSET 1 | |
200 | #define ARCH_LBR_CTL_CPL (0x3ull << ARCH_LBR_CTL_CPL_OFFSET) | |
201 | #define ARCH_LBR_CTL_STACK_OFFSET 3 | |
202 | #define ARCH_LBR_CTL_STACK (0x1ull << ARCH_LBR_CTL_STACK_OFFSET) | |
203 | #define ARCH_LBR_CTL_FILTER_OFFSET 16 | |
204 | #define ARCH_LBR_CTL_FILTER (0x7full << ARCH_LBR_CTL_FILTER_OFFSET) | |
205 | #define MSR_ARCH_LBR_DEPTH 0x000014cf | |
206 | #define MSR_ARCH_LBR_FROM_0 0x00001500 | |
207 | #define MSR_ARCH_LBR_TO_0 0x00001600 | |
208 | #define MSR_ARCH_LBR_INFO_0 0x00001200 | |
b83ff1c8 | 209 | |
4bc5aa91 | 210 | #define MSR_IA32_PEBS_ENABLE 0x000003f1 |
c22497f5 | 211 | #define MSR_PEBS_DATA_CFG 0x000003f2 |
4bc5aa91 PA |
212 | #define MSR_IA32_DS_AREA 0x00000600 |
213 | #define MSR_IA32_PERF_CAPABILITIES 0x00000345 | |
d0946a88 KL |
214 | #define PERF_CAP_METRICS_IDX 15 |
215 | #define PERF_CAP_PT_IDX 16 | |
216 | ||
f20093ee | 217 | #define MSR_PEBS_LD_LAT_THRESHOLD 0x000003f6 |
4bc5aa91 | 218 | |
52ca9ced | 219 | #define MSR_IA32_RTIT_CTL 0x00000570 |
887eda13 CP |
220 | #define RTIT_CTL_TRACEEN BIT(0) |
221 | #define RTIT_CTL_CYCLEACC BIT(1) | |
222 | #define RTIT_CTL_OS BIT(2) | |
223 | #define RTIT_CTL_USR BIT(3) | |
224 | #define RTIT_CTL_PWR_EVT_EN BIT(4) | |
225 | #define RTIT_CTL_FUP_ON_PTW BIT(5) | |
69843a91 | 226 | #define RTIT_CTL_FABRIC_EN BIT(6) |
887eda13 CP |
227 | #define RTIT_CTL_CR3EN BIT(7) |
228 | #define RTIT_CTL_TOPA BIT(8) | |
229 | #define RTIT_CTL_MTC_EN BIT(9) | |
230 | #define RTIT_CTL_TSC_EN BIT(10) | |
231 | #define RTIT_CTL_DISRETC BIT(11) | |
232 | #define RTIT_CTL_PTW_EN BIT(12) | |
233 | #define RTIT_CTL_BRANCH_EN BIT(13) | |
234 | #define RTIT_CTL_MTC_RANGE_OFFSET 14 | |
235 | #define RTIT_CTL_MTC_RANGE (0x0full << RTIT_CTL_MTC_RANGE_OFFSET) | |
236 | #define RTIT_CTL_CYC_THRESH_OFFSET 19 | |
237 | #define RTIT_CTL_CYC_THRESH (0x0full << RTIT_CTL_CYC_THRESH_OFFSET) | |
238 | #define RTIT_CTL_PSB_FREQ_OFFSET 24 | |
239 | #define RTIT_CTL_PSB_FREQ (0x0full << RTIT_CTL_PSB_FREQ_OFFSET) | |
240 | #define RTIT_CTL_ADDR0_OFFSET 32 | |
241 | #define RTIT_CTL_ADDR0 (0x0full << RTIT_CTL_ADDR0_OFFSET) | |
242 | #define RTIT_CTL_ADDR1_OFFSET 36 | |
243 | #define RTIT_CTL_ADDR1 (0x0full << RTIT_CTL_ADDR1_OFFSET) | |
244 | #define RTIT_CTL_ADDR2_OFFSET 40 | |
245 | #define RTIT_CTL_ADDR2 (0x0full << RTIT_CTL_ADDR2_OFFSET) | |
246 | #define RTIT_CTL_ADDR3_OFFSET 44 | |
247 | #define RTIT_CTL_ADDR3 (0x0full << RTIT_CTL_ADDR3_OFFSET) | |
52ca9ced | 248 | #define MSR_IA32_RTIT_STATUS 0x00000571 |
887eda13 CP |
249 | #define RTIT_STATUS_FILTEREN BIT(0) |
250 | #define RTIT_STATUS_CONTEXTEN BIT(1) | |
251 | #define RTIT_STATUS_TRIGGEREN BIT(2) | |
252 | #define RTIT_STATUS_BUFFOVF BIT(3) | |
253 | #define RTIT_STATUS_ERROR BIT(4) | |
254 | #define RTIT_STATUS_STOPPED BIT(5) | |
69843a91 LK |
255 | #define RTIT_STATUS_BYTECNT_OFFSET 32 |
256 | #define RTIT_STATUS_BYTECNT (0x1ffffull << RTIT_STATUS_BYTECNT_OFFSET) | |
f127fa09 AS |
257 | #define MSR_IA32_RTIT_ADDR0_A 0x00000580 |
258 | #define MSR_IA32_RTIT_ADDR0_B 0x00000581 | |
259 | #define MSR_IA32_RTIT_ADDR1_A 0x00000582 | |
260 | #define MSR_IA32_RTIT_ADDR1_B 0x00000583 | |
261 | #define MSR_IA32_RTIT_ADDR2_A 0x00000584 | |
262 | #define MSR_IA32_RTIT_ADDR2_B 0x00000585 | |
263 | #define MSR_IA32_RTIT_ADDR3_A 0x00000586 | |
264 | #define MSR_IA32_RTIT_ADDR3_B 0x00000587 | |
52ca9ced AS |
265 | #define MSR_IA32_RTIT_CR3_MATCH 0x00000572 |
266 | #define MSR_IA32_RTIT_OUTPUT_BASE 0x00000560 | |
267 | #define MSR_IA32_RTIT_OUTPUT_MASK 0x00000561 | |
268 | ||
4bc5aa91 PA |
269 | #define MSR_MTRRfix64K_00000 0x00000250 |
270 | #define MSR_MTRRfix16K_80000 0x00000258 | |
271 | #define MSR_MTRRfix16K_A0000 0x00000259 | |
272 | #define MSR_MTRRfix4K_C0000 0x00000268 | |
273 | #define MSR_MTRRfix4K_C8000 0x00000269 | |
274 | #define MSR_MTRRfix4K_D0000 0x0000026a | |
275 | #define MSR_MTRRfix4K_D8000 0x0000026b | |
276 | #define MSR_MTRRfix4K_E0000 0x0000026c | |
277 | #define MSR_MTRRfix4K_E8000 0x0000026d | |
278 | #define MSR_MTRRfix4K_F0000 0x0000026e | |
279 | #define MSR_MTRRfix4K_F8000 0x0000026f | |
280 | #define MSR_MTRRdefType 0x000002ff | |
281 | ||
2e5d9c85 | 282 | #define MSR_IA32_CR_PAT 0x00000277 |
283 | ||
4bc5aa91 PA |
284 | #define MSR_IA32_DEBUGCTLMSR 0x000001d9 |
285 | #define MSR_IA32_LASTBRANCHFROMIP 0x000001db | |
286 | #define MSR_IA32_LASTBRANCHTOIP 0x000001dc | |
287 | #define MSR_IA32_LASTINTFROMIP 0x000001dd | |
288 | #define MSR_IA32_LASTINTTOIP 0x000001de | |
289 | ||
f0f2f9fe FY |
290 | #define MSR_IA32_PASID 0x00000d93 |
291 | #define MSR_IA32_PASID_VALID BIT_ULL(31) | |
292 | ||
d2499d8b | 293 | /* DEBUGCTLMSR bits (others vary by model): */ |
7c5ecaf7 | 294 | #define DEBUGCTLMSR_LBR (1UL << 0) /* last branch recording */ |
b9894a2f | 295 | #define DEBUGCTLMSR_BTF_SHIFT 1 |
7c5ecaf7 | 296 | #define DEBUGCTLMSR_BTF (1UL << 1) /* single-step on branches */ |
ebb1064e | 297 | #define DEBUGCTLMSR_BUS_LOCK_DETECT (1UL << 2) |
7c5ecaf7 PZ |
298 | #define DEBUGCTLMSR_TR (1UL << 6) |
299 | #define DEBUGCTLMSR_BTS (1UL << 7) | |
300 | #define DEBUGCTLMSR_BTINT (1UL << 8) | |
301 | #define DEBUGCTLMSR_BTS_OFF_OS (1UL << 9) | |
302 | #define DEBUGCTLMSR_BTS_OFF_USR (1UL << 10) | |
303 | #define DEBUGCTLMSR_FREEZE_LBRS_ON_PMI (1UL << 11) | |
af3bdb99 | 304 | #define DEBUGCTLMSR_FREEZE_PERFMON_ON_PMI (1UL << 12) |
6089327f KL |
305 | #define DEBUGCTLMSR_FREEZE_IN_SMM_BIT 14 |
306 | #define DEBUGCTLMSR_FREEZE_IN_SMM (1UL << DEBUGCTLMSR_FREEZE_IN_SMM_BIT) | |
d2499d8b | 307 | |
d0dc8494 AK |
308 | #define MSR_PEBS_FRONTEND 0x000003f7 |
309 | ||
4bc5aa91 PA |
310 | #define MSR_IA32_MC0_CTL 0x00000400 |
311 | #define MSR_IA32_MC0_STATUS 0x00000401 | |
312 | #define MSR_IA32_MC0_ADDR 0x00000402 | |
313 | #define MSR_IA32_MC0_MISC 0x00000403 | |
314 | ||
9c63a650 LB |
315 | /* C-state Residency Counters */ |
316 | #define MSR_PKG_C3_RESIDENCY 0x000003f8 | |
317 | #define MSR_PKG_C6_RESIDENCY 0x000003f9 | |
0539ba11 | 318 | #define MSR_ATOM_PKG_C6_RESIDENCY 0x000003fa |
9c63a650 LB |
319 | #define MSR_PKG_C7_RESIDENCY 0x000003fa |
320 | #define MSR_CORE_C3_RESIDENCY 0x000003fc | |
321 | #define MSR_CORE_C6_RESIDENCY 0x000003fd | |
322 | #define MSR_CORE_C7_RESIDENCY 0x000003fe | |
fb5d4327 | 323 | #define MSR_KNL_CORE_C6_RESIDENCY 0x000003ff |
9c63a650 | 324 | #define MSR_PKG_C2_RESIDENCY 0x0000060d |
ca58710f KCA |
325 | #define MSR_PKG_C8_RESIDENCY 0x00000630 |
326 | #define MSR_PKG_C9_RESIDENCY 0x00000631 | |
327 | #define MSR_PKG_C10_RESIDENCY 0x00000632 | |
9c63a650 | 328 | |
5a63426e LB |
329 | /* Interrupt Response Limit */ |
330 | #define MSR_PKGC3_IRTL 0x0000060a | |
331 | #define MSR_PKGC6_IRTL 0x0000060b | |
332 | #define MSR_PKGC7_IRTL 0x0000060c | |
333 | #define MSR_PKGC8_IRTL 0x00000633 | |
334 | #define MSR_PKGC9_IRTL 0x00000634 | |
335 | #define MSR_PKGC10_IRTL 0x00000635 | |
336 | ||
3fc808aa LB |
337 | /* Run Time Average Power Limiting (RAPL) Interface */ |
338 | ||
339 | #define MSR_RAPL_POWER_UNIT 0x00000606 | |
340 | ||
341 | #define MSR_PKG_POWER_LIMIT 0x00000610 | |
342 | #define MSR_PKG_ENERGY_STATUS 0x00000611 | |
343 | #define MSR_PKG_PERF_STATUS 0x00000613 | |
344 | #define MSR_PKG_POWER_INFO 0x00000614 | |
345 | ||
346 | #define MSR_DRAM_POWER_LIMIT 0x00000618 | |
347 | #define MSR_DRAM_ENERGY_STATUS 0x00000619 | |
348 | #define MSR_DRAM_PERF_STATUS 0x0000061b | |
349 | #define MSR_DRAM_POWER_INFO 0x0000061c | |
350 | ||
351 | #define MSR_PP0_POWER_LIMIT 0x00000638 | |
352 | #define MSR_PP0_ENERGY_STATUS 0x00000639 | |
353 | #define MSR_PP0_POLICY 0x0000063a | |
354 | #define MSR_PP0_PERF_STATUS 0x0000063b | |
355 | ||
356 | #define MSR_PP1_POWER_LIMIT 0x00000640 | |
357 | #define MSR_PP1_ENERGY_STATUS 0x00000641 | |
358 | #define MSR_PP1_POLICY 0x00000642 | |
359 | ||
5cde2653 | 360 | #define MSR_AMD_RAPL_POWER_UNIT 0xc0010299 |
43756a29 | 361 | #define MSR_AMD_CORE_ENERGY_STATUS 0xc001029a |
298ed2b3 | 362 | #define MSR_AMD_PKG_ENERGY_STATUS 0xc001029b |
5cde2653 | 363 | |
4a6772f5 | 364 | /* Config TDP MSRs */ |
6fb3143b LB |
365 | #define MSR_CONFIG_TDP_NOMINAL 0x00000648 |
366 | #define MSR_CONFIG_TDP_LEVEL_1 0x00000649 | |
367 | #define MSR_CONFIG_TDP_LEVEL_2 0x0000064A | |
368 | #define MSR_CONFIG_TDP_CONTROL 0x0000064B | |
369 | #define MSR_TURBO_ACTIVATION_RATIO 0x0000064C | |
370 | ||
dcee75b3 SP |
371 | #define MSR_PLATFORM_ENERGY_STATUS 0x0000064D |
372 | ||
0b2bb692 LB |
373 | #define MSR_PKG_WEIGHTED_CORE_C0_RES 0x00000658 |
374 | #define MSR_PKG_ANY_CORE_C0_RES 0x00000659 | |
375 | #define MSR_PKG_ANY_GFXE_C0_RES 0x0000065A | |
376 | #define MSR_PKG_BOTH_CORE_GFXE_C0_RES 0x0000065B | |
377 | ||
144b44b1 | 378 | #define MSR_CORE_C1_RES 0x00000660 |
0539ba11 | 379 | #define MSR_MODULE_C6_RES_MS 0x00000664 |
144b44b1 | 380 | |
8c058d53 LB |
381 | #define MSR_CC6_DEMOTION_POLICY_CONFIG 0x00000668 |
382 | #define MSR_MC6_DEMOTION_POLICY_CONFIG 0x00000669 | |
383 | ||
8a34fd02 LB |
384 | #define MSR_ATOM_CORE_RATIOS 0x0000066a |
385 | #define MSR_ATOM_CORE_VIDS 0x0000066b | |
386 | #define MSR_ATOM_CORE_TURBO_RATIOS 0x0000066c | |
387 | #define MSR_ATOM_CORE_TURBO_VIDS 0x0000066d | |
388 | ||
389 | ||
3a9a941d LB |
390 | #define MSR_CORE_PERF_LIMIT_REASONS 0x00000690 |
391 | #define MSR_GFX_PERF_LIMIT_REASONS 0x000006B0 | |
392 | #define MSR_RING_PERF_LIMIT_REASONS 0x000006B1 | |
393 | ||
2f86dc4c DB |
394 | /* Hardware P state interface */ |
395 | #define MSR_PPERF 0x0000064e | |
396 | #define MSR_PERF_LIMIT_REASONS 0x0000064f | |
397 | #define MSR_PM_ENABLE 0x00000770 | |
398 | #define MSR_HWP_CAPABILITIES 0x00000771 | |
399 | #define MSR_HWP_REQUEST_PKG 0x00000772 | |
400 | #define MSR_HWP_INTERRUPT 0x00000773 | |
401 | #define MSR_HWP_REQUEST 0x00000774 | |
402 | #define MSR_HWP_STATUS 0x00000777 | |
403 | ||
404 | /* CPUID.6.EAX */ | |
405 | #define HWP_BASE_BIT (1<<7) | |
406 | #define HWP_NOTIFICATIONS_BIT (1<<8) | |
407 | #define HWP_ACTIVITY_WINDOW_BIT (1<<9) | |
408 | #define HWP_ENERGY_PERF_PREFERENCE_BIT (1<<10) | |
409 | #define HWP_PACKAGE_LEVEL_REQUEST_BIT (1<<11) | |
410 | ||
411 | /* IA32_HWP_CAPABILITIES */ | |
670e27d8 LB |
412 | #define HWP_HIGHEST_PERF(x) (((x) >> 0) & 0xff) |
413 | #define HWP_GUARANTEED_PERF(x) (((x) >> 8) & 0xff) | |
414 | #define HWP_MOSTEFFICIENT_PERF(x) (((x) >> 16) & 0xff) | |
415 | #define HWP_LOWEST_PERF(x) (((x) >> 24) & 0xff) | |
2f86dc4c DB |
416 | |
417 | /* IA32_HWP_REQUEST */ | |
418 | #define HWP_MIN_PERF(x) (x & 0xff) | |
419 | #define HWP_MAX_PERF(x) ((x & 0xff) << 8) | |
420 | #define HWP_DESIRED_PERF(x) ((x & 0xff) << 16) | |
2fc49cb0 | 421 | #define HWP_ENERGY_PERF_PREFERENCE(x) (((unsigned long long) x & 0xff) << 24) |
8d84e906 LB |
422 | #define HWP_EPP_PERFORMANCE 0x00 |
423 | #define HWP_EPP_BALANCE_PERFORMANCE 0x80 | |
424 | #define HWP_EPP_BALANCE_POWERSAVE 0xC0 | |
425 | #define HWP_EPP_POWERSAVE 0xFF | |
2fc49cb0 LB |
426 | #define HWP_ACTIVITY_WINDOW(x) ((unsigned long long)(x & 0xff3) << 32) |
427 | #define HWP_PACKAGE_CONTROL(x) ((unsigned long long)(x & 0x1) << 42) | |
2f86dc4c DB |
428 | |
429 | /* IA32_HWP_STATUS */ | |
430 | #define HWP_GUARANTEED_CHANGE(x) (x & 0x1) | |
431 | #define HWP_EXCURSION_TO_MINIMUM(x) (x & 0x4) | |
432 | ||
433 | /* IA32_HWP_INTERRUPT */ | |
434 | #define HWP_CHANGE_TO_GUARANTEED_INT(x) (x & 0x1) | |
435 | #define HWP_EXCURSION_TO_MINIMUM_INT(x) (x & 0x2) | |
436 | ||
5bbc097d JR |
437 | #define MSR_AMD64_MC0_MASK 0xc0010044 |
438 | ||
a2d32bcb AK |
439 | #define MSR_IA32_MCx_CTL(x) (MSR_IA32_MC0_CTL + 4*(x)) |
440 | #define MSR_IA32_MCx_STATUS(x) (MSR_IA32_MC0_STATUS + 4*(x)) | |
441 | #define MSR_IA32_MCx_ADDR(x) (MSR_IA32_MC0_ADDR + 4*(x)) | |
442 | #define MSR_IA32_MCx_MISC(x) (MSR_IA32_MC0_MISC + 4*(x)) | |
443 | ||
5bbc097d JR |
444 | #define MSR_AMD64_MCx_MASK(x) (MSR_AMD64_MC0_MASK + (x)) |
445 | ||
03195c6b AK |
446 | /* These are consecutive and not in the normal 4er MCE bank block */ |
447 | #define MSR_IA32_MC0_CTL2 0x00000280 | |
a2d32bcb AK |
448 | #define MSR_IA32_MCx_CTL2(x) (MSR_IA32_MC0_CTL2 + (x)) |
449 | ||
4bc5aa91 PA |
450 | #define MSR_P6_PERFCTR0 0x000000c1 |
451 | #define MSR_P6_PERFCTR1 0x000000c2 | |
452 | #define MSR_P6_EVNTSEL0 0x00000186 | |
453 | #define MSR_P6_EVNTSEL1 0x00000187 | |
454 | ||
e717bf4e VW |
455 | #define MSR_KNC_PERFCTR0 0x00000020 |
456 | #define MSR_KNC_PERFCTR1 0x00000021 | |
457 | #define MSR_KNC_EVNTSEL0 0x00000028 | |
458 | #define MSR_KNC_EVNTSEL1 0x00000029 | |
459 | ||
069e0c3c AK |
460 | /* Alternative perfctr range with full access. */ |
461 | #define MSR_IA32_PMC0 0x000004c1 | |
462 | ||
42880f72 AS |
463 | /* Auto-reload via MSR instead of DS area */ |
464 | #define MSR_RELOAD_PMC0 0x000014c1 | |
465 | #define MSR_RELOAD_FIXED_CTR0 0x00001309 | |
466 | ||
342061c5 BP |
467 | /* |
468 | * AMD64 MSRs. Not complete. See the architecture manual for a more | |
469 | * complete list. | |
470 | */ | |
29d0887f | 471 | #define MSR_AMD64_PATCH_LEVEL 0x0000008b |
fbc0db76 | 472 | #define MSR_AMD64_TSC_RATIO 0xc0000104 |
12db648c | 473 | #define MSR_AMD64_NB_CFG 0xc001001f |
29d0887f | 474 | #define MSR_AMD64_PATCH_LOADER 0xc0010020 |
342061c5 BP |
475 | #define MSR_AMD_PERF_CTL 0xc0010062 |
476 | #define MSR_AMD_PERF_STATUS 0xc0010063 | |
477 | #define MSR_AMD_PSTATE_DEF_BASE 0xc0010064 | |
035a02c1 AH |
478 | #define MSR_AMD64_OSVW_ID_LENGTH 0xc0010140 |
479 | #define MSR_AMD64_OSVW_STATUS 0xc0010141 | |
4e3f77d8 JB |
480 | #define MSR_AMD_PPIN_CTL 0xc00102f0 |
481 | #define MSR_AMD_PPIN 0xc00102f1 | |
1068ed45 | 482 | #define MSR_AMD64_CPUID_FN_1 0xc0011004 |
3b564968 | 483 | #define MSR_AMD64_LS_CFG 0xc0011020 |
67ec6607 | 484 | #define MSR_AMD64_DC_CFG 0xc0011022 |
f0322bd3 | 485 | #define MSR_AMD64_BU_CFG2 0xc001102a |
4f8a6b1a SE |
486 | #define MSR_AMD64_IBSFETCHCTL 0xc0011030 |
487 | #define MSR_AMD64_IBSFETCHLINAD 0xc0011031 | |
488 | #define MSR_AMD64_IBSFETCHPHYSAD 0xc0011032 | |
b7074f1f RR |
489 | #define MSR_AMD64_IBSFETCH_REG_COUNT 3 |
490 | #define MSR_AMD64_IBSFETCH_REG_MASK ((1UL<<MSR_AMD64_IBSFETCH_REG_COUNT)-1) | |
4f8a6b1a SE |
491 | #define MSR_AMD64_IBSOPCTL 0xc0011033 |
492 | #define MSR_AMD64_IBSOPRIP 0xc0011034 | |
493 | #define MSR_AMD64_IBSOPDATA 0xc0011035 | |
494 | #define MSR_AMD64_IBSOPDATA2 0xc0011036 | |
495 | #define MSR_AMD64_IBSOPDATA3 0xc0011037 | |
496 | #define MSR_AMD64_IBSDCLINAD 0xc0011038 | |
497 | #define MSR_AMD64_IBSDCPHYSAD 0xc0011039 | |
b7074f1f RR |
498 | #define MSR_AMD64_IBSOP_REG_COUNT 7 |
499 | #define MSR_AMD64_IBSOP_REG_MASK ((1UL<<MSR_AMD64_IBSOP_REG_COUNT)-1) | |
4f8a6b1a | 500 | #define MSR_AMD64_IBSCTL 0xc001103a |
25da6950 | 501 | #define MSR_AMD64_IBSBRTARGET 0xc001103b |
36e1be8a | 502 | #define MSR_AMD64_ICIBSEXTDCTL 0xc001103c |
904cb367 | 503 | #define MSR_AMD64_IBSOPDATA4 0xc001103d |
b7074f1f | 504 | #define MSR_AMD64_IBS_REG_COUNT_MAX 8 /* includes MSR_AMD64_IBSBRTARGET */ |
69372cf0 | 505 | #define MSR_AMD64_VM_PAGE_FLUSH 0xc001011e |
29dcc60f | 506 | #define MSR_AMD64_SEV_ES_GHCB 0xc0010130 |
1958b5fc TL |
507 | #define MSR_AMD64_SEV 0xc0010131 |
508 | #define MSR_AMD64_SEV_ENABLED_BIT 0 | |
b57de6cd | 509 | #define MSR_AMD64_SEV_ES_ENABLED_BIT 1 |
1958b5fc | 510 | #define MSR_AMD64_SEV_ENABLED BIT_ULL(MSR_AMD64_SEV_ENABLED_BIT) |
b57de6cd | 511 | #define MSR_AMD64_SEV_ES_ENABLED BIT_ULL(MSR_AMD64_SEV_ES_ENABLED_BIT) |
4f8a6b1a | 512 | |
11fb0683 TL |
513 | #define MSR_AMD64_VIRT_SPEC_CTRL 0xc001011f |
514 | ||
92301462 HR |
515 | /* AMD Collaborative Processor Performance Control MSRs */ |
516 | #define MSR_AMD_CPPC_CAP1 0xc00102b0 | |
517 | #define MSR_AMD_CPPC_ENABLE 0xc00102b1 | |
518 | #define MSR_AMD_CPPC_CAP2 0xc00102b2 | |
519 | #define MSR_AMD_CPPC_REQ 0xc00102b3 | |
520 | #define MSR_AMD_CPPC_STATUS 0xc00102b4 | |
521 | ||
522 | #define AMD_CPPC_LOWEST_PERF(x) (((x) >> 0) & 0xff) | |
523 | #define AMD_CPPC_LOWNONLIN_PERF(x) (((x) >> 8) & 0xff) | |
524 | #define AMD_CPPC_NOMINAL_PERF(x) (((x) >> 16) & 0xff) | |
525 | #define AMD_CPPC_HIGHEST_PERF(x) (((x) >> 24) & 0xff) | |
526 | ||
527 | #define AMD_CPPC_MAX_PERF(x) (((x) & 0xff) << 0) | |
528 | #define AMD_CPPC_MIN_PERF(x) (((x) & 0xff) << 8) | |
529 | #define AMD_CPPC_DES_PERF(x) (((x) & 0xff) << 16) | |
530 | #define AMD_CPPC_ENERGY_PERF_PREF(x) (((x) & 0xff) << 24) | |
531 | ||
aaf24884 HR |
532 | /* Fam 17h MSRs */ |
533 | #define MSR_F17H_IRPERF 0xc00000e9 | |
534 | ||
c43ca509 JS |
535 | /* Fam 16h MSRs */ |
536 | #define MSR_F16H_L2I_PERF_CTL 0xc0010230 | |
537 | #define MSR_F16H_L2I_PERF_CTR 0xc0010231 | |
d6d55f0b JS |
538 | #define MSR_F16H_DR1_ADDR_MASK 0xc0011019 |
539 | #define MSR_F16H_DR2_ADDR_MASK 0xc001101a | |
540 | #define MSR_F16H_DR3_ADDR_MASK 0xc001101b | |
541 | #define MSR_F16H_DR0_ADDR_MASK 0xc0011027 | |
c43ca509 | 542 | |
da169f5d | 543 | /* Fam 15h MSRs */ |
99e40204 BP |
544 | #define MSR_F15H_CU_PWR_ACCUMULATOR 0xc001007a |
545 | #define MSR_F15H_CU_MAX_PWR_ACCUMULATOR 0xc001007b | |
da169f5d | 546 | #define MSR_F15H_PERF_CTL 0xc0010200 |
e84b7119 JN |
547 | #define MSR_F15H_PERF_CTL0 MSR_F15H_PERF_CTL |
548 | #define MSR_F15H_PERF_CTL1 (MSR_F15H_PERF_CTL + 2) | |
549 | #define MSR_F15H_PERF_CTL2 (MSR_F15H_PERF_CTL + 4) | |
550 | #define MSR_F15H_PERF_CTL3 (MSR_F15H_PERF_CTL + 6) | |
551 | #define MSR_F15H_PERF_CTL4 (MSR_F15H_PERF_CTL + 8) | |
552 | #define MSR_F15H_PERF_CTL5 (MSR_F15H_PERF_CTL + 10) | |
553 | ||
da169f5d | 554 | #define MSR_F15H_PERF_CTR 0xc0010201 |
e84b7119 JN |
555 | #define MSR_F15H_PERF_CTR0 MSR_F15H_PERF_CTR |
556 | #define MSR_F15H_PERF_CTR1 (MSR_F15H_PERF_CTR + 2) | |
557 | #define MSR_F15H_PERF_CTR2 (MSR_F15H_PERF_CTR + 4) | |
558 | #define MSR_F15H_PERF_CTR3 (MSR_F15H_PERF_CTR + 6) | |
559 | #define MSR_F15H_PERF_CTR4 (MSR_F15H_PERF_CTR + 8) | |
560 | #define MSR_F15H_PERF_CTR5 (MSR_F15H_PERF_CTR + 10) | |
561 | ||
e259514e JS |
562 | #define MSR_F15H_NB_PERF_CTL 0xc0010240 |
563 | #define MSR_F15H_NB_PERF_CTR 0xc0010241 | |
8a224261 | 564 | #define MSR_F15H_PTSC 0xc0010280 |
ae8b7875 | 565 | #define MSR_F15H_IC_CFG 0xc0011021 |
0e1b869f | 566 | #define MSR_F15H_EX_CFG 0xc001102c |
da169f5d | 567 | |
2274c33e YL |
568 | /* Fam 10h MSRs */ |
569 | #define MSR_FAM10H_MMIO_CONF_BASE 0xc0010058 | |
570 | #define FAM10H_MMIO_CONF_ENABLE (1<<0) | |
571 | #define FAM10H_MMIO_CONF_BUSRANGE_MASK 0xf | |
572 | #define FAM10H_MMIO_CONF_BUSRANGE_SHIFT 2 | |
37db6c8f | 573 | #define FAM10H_MMIO_CONF_BASE_MASK 0xfffffffULL |
2274c33e | 574 | #define FAM10H_MMIO_CONF_BASE_SHIFT 20 |
9d260ebc | 575 | #define MSR_FAM10H_NODE_ID 0xc001100c |
e4d0e84e TL |
576 | #define MSR_F10H_DECFG 0xc0011029 |
577 | #define MSR_F10H_DECFG_LFENCE_SERIALIZE_BIT 1 | |
9c6a73c7 | 578 | #define MSR_F10H_DECFG_LFENCE_SERIALIZE BIT_ULL(MSR_F10H_DECFG_LFENCE_SERIALIZE_BIT) |
2274c33e | 579 | |
4f8a6b1a SE |
580 | /* K8 MSRs */ |
581 | #define MSR_K8_TOP_MEM1 0xc001001a | |
582 | #define MSR_K8_TOP_MEM2 0xc001001d | |
059e5c32 BS |
583 | #define MSR_AMD64_SYSCFG 0xc0010010 |
584 | #define MSR_AMD64_SYSCFG_MEM_ENCRYPT_BIT 23 | |
585 | #define MSR_AMD64_SYSCFG_MEM_ENCRYPT BIT_ULL(MSR_AMD64_SYSCFG_MEM_ENCRYPT_BIT) | |
aa83f3f2 TG |
586 | #define MSR_K8_INT_PENDING_MSG 0xc0010055 |
587 | /* C1E active bits in int pending message */ | |
588 | #define K8_INTP_C1E_ACTIVE_MASK 0x18000000 | |
8346ea17 | 589 | #define MSR_K8_TSEG_ADDR 0xc0010112 |
3afb1121 | 590 | #define MSR_K8_TSEG_MASK 0xc0010113 |
4f8a6b1a SE |
591 | #define K8_MTRRFIXRANGE_DRAM_ENABLE 0x00040000 /* MtrrFixDramEn bit */ |
592 | #define K8_MTRRFIXRANGE_DRAM_MODIFY 0x00080000 /* MtrrFixDramModEn bit */ | |
593 | #define K8_MTRR_RDMEM_WRMEM_MASK 0x18181818 /* Mask: RdMem|WrMem */ | |
594 | ||
595 | /* K7 MSRs */ | |
4bc5aa91 PA |
596 | #define MSR_K7_EVNTSEL0 0xc0010000 |
597 | #define MSR_K7_PERFCTR0 0xc0010004 | |
598 | #define MSR_K7_EVNTSEL1 0xc0010001 | |
599 | #define MSR_K7_PERFCTR1 0xc0010005 | |
600 | #define MSR_K7_EVNTSEL2 0xc0010002 | |
601 | #define MSR_K7_PERFCTR2 0xc0010006 | |
602 | #define MSR_K7_EVNTSEL3 0xc0010003 | |
603 | #define MSR_K7_PERFCTR3 0xc0010007 | |
4bc5aa91 | 604 | #define MSR_K7_CLK_CTL 0xc001001b |
4bc5aa91 | 605 | #define MSR_K7_HWCR 0xc0010015 |
18c71ce9 TL |
606 | #define MSR_K7_HWCR_SMMLOCK_BIT 0 |
607 | #define MSR_K7_HWCR_SMMLOCK BIT_ULL(MSR_K7_HWCR_SMMLOCK_BIT) | |
21b5ee59 KP |
608 | #define MSR_K7_HWCR_IRPERF_EN_BIT 30 |
609 | #define MSR_K7_HWCR_IRPERF_EN BIT_ULL(MSR_K7_HWCR_IRPERF_EN_BIT) | |
4bc5aa91 PA |
610 | #define MSR_K7_FID_VID_CTL 0xc0010041 |
611 | #define MSR_K7_FID_VID_STATUS 0xc0010042 | |
4bc5aa91 PA |
612 | |
613 | /* K6 MSRs */ | |
4bc5aa91 PA |
614 | #define MSR_K6_WHCR 0xc0000082 |
615 | #define MSR_K6_UWCCR 0xc0000085 | |
616 | #define MSR_K6_EPMR 0xc0000086 | |
617 | #define MSR_K6_PSOR 0xc0000087 | |
618 | #define MSR_K6_PFIR 0xc0000088 | |
619 | ||
620 | /* Centaur-Hauls/IDT defined MSRs. */ | |
621 | #define MSR_IDT_FCR1 0x00000107 | |
622 | #define MSR_IDT_FCR2 0x00000108 | |
623 | #define MSR_IDT_FCR3 0x00000109 | |
624 | #define MSR_IDT_FCR4 0x0000010a | |
625 | ||
626 | #define MSR_IDT_MCR0 0x00000110 | |
627 | #define MSR_IDT_MCR1 0x00000111 | |
628 | #define MSR_IDT_MCR2 0x00000112 | |
629 | #define MSR_IDT_MCR3 0x00000113 | |
630 | #define MSR_IDT_MCR4 0x00000114 | |
631 | #define MSR_IDT_MCR5 0x00000115 | |
632 | #define MSR_IDT_MCR6 0x00000116 | |
633 | #define MSR_IDT_MCR7 0x00000117 | |
634 | #define MSR_IDT_MCR_CTRL 0x00000120 | |
635 | ||
636 | /* VIA Cyrix defined MSRs*/ | |
637 | #define MSR_VIA_FCR 0x00001107 | |
638 | #define MSR_VIA_LONGHAUL 0x0000110a | |
639 | #define MSR_VIA_RNG 0x0000110b | |
640 | #define MSR_VIA_BCR2 0x00001147 | |
641 | ||
642 | /* Transmeta defined MSRs */ | |
643 | #define MSR_TMTA_LONGRUN_CTRL 0x80868010 | |
644 | #define MSR_TMTA_LONGRUN_FLAGS 0x80868011 | |
645 | #define MSR_TMTA_LRTI_READOUT 0x80868018 | |
646 | #define MSR_TMTA_LRTI_VOLT_MHZ 0x8086801a | |
647 | ||
648 | /* Intel defined MSRs. */ | |
649 | #define MSR_IA32_P5_MC_ADDR 0x00000000 | |
650 | #define MSR_IA32_P5_MC_TYPE 0x00000001 | |
651 | #define MSR_IA32_TSC 0x00000010 | |
652 | #define MSR_IA32_PLATFORM_ID 0x00000017 | |
653 | #define MSR_IA32_EBL_CR_POWERON 0x0000002a | |
b9a52c4b | 654 | #define MSR_EBC_FREQUENCY_ID 0x0000002c |
1ed51011 | 655 | #define MSR_SMI_COUNT 0x00000034 |
32ad73db SC |
656 | |
657 | /* Referred to as IA32_FEATURE_CONTROL in Intel's SDM. */ | |
658 | #define MSR_IA32_FEAT_CTL 0x0000003a | |
659 | #define FEAT_CTL_LOCKED BIT(0) | |
660 | #define FEAT_CTL_VMX_ENABLED_INSIDE_SMX BIT(1) | |
661 | #define FEAT_CTL_VMX_ENABLED_OUTSIDE_SMX BIT(2) | |
d205e0f1 | 662 | #define FEAT_CTL_SGX_LC_ENABLED BIT(17) |
e7b6385b | 663 | #define FEAT_CTL_SGX_ENABLED BIT(18) |
32ad73db SC |
664 | #define FEAT_CTL_LMCE_ENABLED BIT(20) |
665 | ||
ba904635 | 666 | #define MSR_IA32_TSC_ADJUST 0x0000003b |
da8999d3 | 667 | #define MSR_IA32_BNDCFGS 0x00000d90 |
4bc5aa91 | 668 | |
4531662d JM |
669 | #define MSR_IA32_BNDCFGS_RSVD 0x00000ffc |
670 | ||
ce82b3f9 CB |
671 | #define MSR_IA32_XFD 0x000001c4 |
672 | #define MSR_IA32_XFD_ERR 0x000001c5 | |
6229ad27 FY |
673 | #define MSR_IA32_XSS 0x00000da0 |
674 | ||
4bc5aa91 PA |
675 | #define MSR_IA32_APICBASE 0x0000001b |
676 | #define MSR_IA32_APICBASE_BSP (1<<8) | |
677 | #define MSR_IA32_APICBASE_ENABLE (1<<11) | |
678 | #define MSR_IA32_APICBASE_BASE (0xfffff<<12) | |
679 | ||
680 | #define MSR_IA32_UCODE_WRITE 0x00000079 | |
681 | #define MSR_IA32_UCODE_REV 0x0000008b | |
682 | ||
d205e0f1 SC |
683 | /* Intel SGX Launch Enclave Public Key Hash MSRs */ |
684 | #define MSR_IA32_SGXLEPUBKEYHASH0 0x0000008C | |
685 | #define MSR_IA32_SGXLEPUBKEYHASH1 0x0000008D | |
686 | #define MSR_IA32_SGXLEPUBKEYHASH2 0x0000008E | |
687 | #define MSR_IA32_SGXLEPUBKEYHASH3 0x0000008F | |
688 | ||
e9ac033e EK |
689 | #define MSR_IA32_SMM_MONITOR_CTL 0x0000009b |
690 | #define MSR_IA32_SMBASE 0x0000009e | |
691 | ||
4bc5aa91 PA |
692 | #define MSR_IA32_PERF_STATUS 0x00000198 |
693 | #define MSR_IA32_PERF_CTL 0x00000199 | |
e7ddf4b7 | 694 | #define INTEL_PERF_CTL_MASK 0xffff |
4bc5aa91 PA |
695 | |
696 | #define MSR_IA32_MPERF 0x000000e7 | |
697 | #define MSR_IA32_APERF 0x000000e8 | |
698 | ||
699 | #define MSR_IA32_THERM_CONTROL 0x0000019a | |
700 | #define MSR_IA32_THERM_INTERRUPT 0x0000019b | |
ba2d0f2b | 701 | |
9792db61 FY |
702 | #define THERM_INT_HIGH_ENABLE (1 << 0) |
703 | #define THERM_INT_LOW_ENABLE (1 << 1) | |
704 | #define THERM_INT_PLN_ENABLE (1 << 24) | |
ba2d0f2b | 705 | |
4bc5aa91 | 706 | #define MSR_IA32_THERM_STATUS 0x0000019c |
ba2d0f2b TG |
707 | |
708 | #define THERM_STATUS_PROCHOT (1 << 0) | |
9792db61 | 709 | #define THERM_STATUS_POWER_LIMIT (1 << 10) |
ba2d0f2b | 710 | |
f3a0867b BZ |
711 | #define MSR_THERM2_CTL 0x0000019d |
712 | ||
713 | #define MSR_THERM2_CTL_TM_SELECT (1ULL << 16) | |
714 | ||
4bc5aa91 PA |
715 | #define MSR_IA32_MISC_ENABLE 0x000001a0 |
716 | ||
a321cedb CE |
717 | #define MSR_IA32_TEMPERATURE_TARGET 0x000001a2 |
718 | ||
98af7459 | 719 | #define MSR_MISC_FEATURE_CONTROL 0x000001a4 |
2f86dc4c DB |
720 | #define MSR_MISC_PWR_MGMT 0x000001aa |
721 | ||
23016bf0 | 722 | #define MSR_IA32_ENERGY_PERF_BIAS 0x000001b0 |
d0117a0e LB |
723 | #define ENERGY_PERF_BIAS_PERFORMANCE 0 |
724 | #define ENERGY_PERF_BIAS_BALANCE_PERFORMANCE 4 | |
725 | #define ENERGY_PERF_BIAS_NORMAL 6 | |
726 | #define ENERGY_PERF_BIAS_BALANCE_POWERSAVE 8 | |
727 | #define ENERGY_PERF_BIAS_POWERSAVE 15 | |
23016bf0 | 728 | |
9792db61 FY |
729 | #define MSR_IA32_PACKAGE_THERM_STATUS 0x000001b1 |
730 | ||
731 | #define PACKAGE_THERM_STATUS_PROCHOT (1 << 0) | |
732 | #define PACKAGE_THERM_STATUS_POWER_LIMIT (1 << 10) | |
733 | ||
734 | #define MSR_IA32_PACKAGE_THERM_INTERRUPT 0x000001b2 | |
735 | ||
736 | #define PACKAGE_THERM_INT_HIGH_ENABLE (1 << 0) | |
737 | #define PACKAGE_THERM_INT_LOW_ENABLE (1 << 1) | |
738 | #define PACKAGE_THERM_INT_PLN_ENABLE (1 << 24) | |
739 | ||
9e76a97e D |
740 | /* Thermal Thresholds Support */ |
741 | #define THERM_INT_THRESHOLD0_ENABLE (1 << 15) | |
742 | #define THERM_SHIFT_THRESHOLD0 8 | |
743 | #define THERM_MASK_THRESHOLD0 (0x7f << THERM_SHIFT_THRESHOLD0) | |
744 | #define THERM_INT_THRESHOLD1_ENABLE (1 << 23) | |
745 | #define THERM_SHIFT_THRESHOLD1 16 | |
746 | #define THERM_MASK_THRESHOLD1 (0x7f << THERM_SHIFT_THRESHOLD1) | |
747 | #define THERM_STATUS_THRESHOLD0 (1 << 6) | |
748 | #define THERM_LOG_THRESHOLD0 (1 << 7) | |
749 | #define THERM_STATUS_THRESHOLD1 (1 << 8) | |
750 | #define THERM_LOG_THRESHOLD1 (1 << 9) | |
751 | ||
bdf21a49 | 752 | /* MISC_ENABLE bits: architectural */ |
0b131be8 PA |
753 | #define MSR_IA32_MISC_ENABLE_FAST_STRING_BIT 0 |
754 | #define MSR_IA32_MISC_ENABLE_FAST_STRING (1ULL << MSR_IA32_MISC_ENABLE_FAST_STRING_BIT) | |
755 | #define MSR_IA32_MISC_ENABLE_TCC_BIT 1 | |
756 | #define MSR_IA32_MISC_ENABLE_TCC (1ULL << MSR_IA32_MISC_ENABLE_TCC_BIT) | |
757 | #define MSR_IA32_MISC_ENABLE_EMON_BIT 7 | |
758 | #define MSR_IA32_MISC_ENABLE_EMON (1ULL << MSR_IA32_MISC_ENABLE_EMON_BIT) | |
759 | #define MSR_IA32_MISC_ENABLE_BTS_UNAVAIL_BIT 11 | |
760 | #define MSR_IA32_MISC_ENABLE_BTS_UNAVAIL (1ULL << MSR_IA32_MISC_ENABLE_BTS_UNAVAIL_BIT) | |
761 | #define MSR_IA32_MISC_ENABLE_PEBS_UNAVAIL_BIT 12 | |
762 | #define MSR_IA32_MISC_ENABLE_PEBS_UNAVAIL (1ULL << MSR_IA32_MISC_ENABLE_PEBS_UNAVAIL_BIT) | |
763 | #define MSR_IA32_MISC_ENABLE_ENHANCED_SPEEDSTEP_BIT 16 | |
764 | #define MSR_IA32_MISC_ENABLE_ENHANCED_SPEEDSTEP (1ULL << MSR_IA32_MISC_ENABLE_ENHANCED_SPEEDSTEP_BIT) | |
765 | #define MSR_IA32_MISC_ENABLE_MWAIT_BIT 18 | |
766 | #define MSR_IA32_MISC_ENABLE_MWAIT (1ULL << MSR_IA32_MISC_ENABLE_MWAIT_BIT) | |
767 | #define MSR_IA32_MISC_ENABLE_LIMIT_CPUID_BIT 22 | |
c45f7736 | 768 | #define MSR_IA32_MISC_ENABLE_LIMIT_CPUID (1ULL << MSR_IA32_MISC_ENABLE_LIMIT_CPUID_BIT) |
0b131be8 PA |
769 | #define MSR_IA32_MISC_ENABLE_XTPR_DISABLE_BIT 23 |
770 | #define MSR_IA32_MISC_ENABLE_XTPR_DISABLE (1ULL << MSR_IA32_MISC_ENABLE_XTPR_DISABLE_BIT) | |
771 | #define MSR_IA32_MISC_ENABLE_XD_DISABLE_BIT 34 | |
772 | #define MSR_IA32_MISC_ENABLE_XD_DISABLE (1ULL << MSR_IA32_MISC_ENABLE_XD_DISABLE_BIT) | |
bdf21a49 PA |
773 | |
774 | /* MISC_ENABLE bits: model-specific, meaning may vary from core to core */ | |
0b131be8 PA |
775 | #define MSR_IA32_MISC_ENABLE_X87_COMPAT_BIT 2 |
776 | #define MSR_IA32_MISC_ENABLE_X87_COMPAT (1ULL << MSR_IA32_MISC_ENABLE_X87_COMPAT_BIT) | |
777 | #define MSR_IA32_MISC_ENABLE_TM1_BIT 3 | |
778 | #define MSR_IA32_MISC_ENABLE_TM1 (1ULL << MSR_IA32_MISC_ENABLE_TM1_BIT) | |
779 | #define MSR_IA32_MISC_ENABLE_SPLIT_LOCK_DISABLE_BIT 4 | |
780 | #define MSR_IA32_MISC_ENABLE_SPLIT_LOCK_DISABLE (1ULL << MSR_IA32_MISC_ENABLE_SPLIT_LOCK_DISABLE_BIT) | |
781 | #define MSR_IA32_MISC_ENABLE_L3CACHE_DISABLE_BIT 6 | |
782 | #define MSR_IA32_MISC_ENABLE_L3CACHE_DISABLE (1ULL << MSR_IA32_MISC_ENABLE_L3CACHE_DISABLE_BIT) | |
783 | #define MSR_IA32_MISC_ENABLE_SUPPRESS_LOCK_BIT 8 | |
784 | #define MSR_IA32_MISC_ENABLE_SUPPRESS_LOCK (1ULL << MSR_IA32_MISC_ENABLE_SUPPRESS_LOCK_BIT) | |
785 | #define MSR_IA32_MISC_ENABLE_PREFETCH_DISABLE_BIT 9 | |
786 | #define MSR_IA32_MISC_ENABLE_PREFETCH_DISABLE (1ULL << MSR_IA32_MISC_ENABLE_PREFETCH_DISABLE_BIT) | |
787 | #define MSR_IA32_MISC_ENABLE_FERR_BIT 10 | |
788 | #define MSR_IA32_MISC_ENABLE_FERR (1ULL << MSR_IA32_MISC_ENABLE_FERR_BIT) | |
789 | #define MSR_IA32_MISC_ENABLE_FERR_MULTIPLEX_BIT 10 | |
790 | #define MSR_IA32_MISC_ENABLE_FERR_MULTIPLEX (1ULL << MSR_IA32_MISC_ENABLE_FERR_MULTIPLEX_BIT) | |
791 | #define MSR_IA32_MISC_ENABLE_TM2_BIT 13 | |
792 | #define MSR_IA32_MISC_ENABLE_TM2 (1ULL << MSR_IA32_MISC_ENABLE_TM2_BIT) | |
793 | #define MSR_IA32_MISC_ENABLE_ADJ_PREF_DISABLE_BIT 19 | |
794 | #define MSR_IA32_MISC_ENABLE_ADJ_PREF_DISABLE (1ULL << MSR_IA32_MISC_ENABLE_ADJ_PREF_DISABLE_BIT) | |
795 | #define MSR_IA32_MISC_ENABLE_SPEEDSTEP_LOCK_BIT 20 | |
796 | #define MSR_IA32_MISC_ENABLE_SPEEDSTEP_LOCK (1ULL << MSR_IA32_MISC_ENABLE_SPEEDSTEP_LOCK_BIT) | |
797 | #define MSR_IA32_MISC_ENABLE_L1D_CONTEXT_BIT 24 | |
798 | #define MSR_IA32_MISC_ENABLE_L1D_CONTEXT (1ULL << MSR_IA32_MISC_ENABLE_L1D_CONTEXT_BIT) | |
799 | #define MSR_IA32_MISC_ENABLE_DCU_PREF_DISABLE_BIT 37 | |
800 | #define MSR_IA32_MISC_ENABLE_DCU_PREF_DISABLE (1ULL << MSR_IA32_MISC_ENABLE_DCU_PREF_DISABLE_BIT) | |
801 | #define MSR_IA32_MISC_ENABLE_TURBO_DISABLE_BIT 38 | |
802 | #define MSR_IA32_MISC_ENABLE_TURBO_DISABLE (1ULL << MSR_IA32_MISC_ENABLE_TURBO_DISABLE_BIT) | |
803 | #define MSR_IA32_MISC_ENABLE_IP_PREF_DISABLE_BIT 39 | |
804 | #define MSR_IA32_MISC_ENABLE_IP_PREF_DISABLE (1ULL << MSR_IA32_MISC_ENABLE_IP_PREF_DISABLE_BIT) | |
bdf21a49 | 805 | |
ab6d9468 KH |
806 | /* MISC_FEATURES_ENABLES non-architectural features */ |
807 | #define MSR_MISC_FEATURES_ENABLES 0x00000140 | |
ae47eda9 | 808 | |
e9ea1e7f KH |
809 | #define MSR_MISC_FEATURES_ENABLES_CPUID_FAULT_BIT 0 |
810 | #define MSR_MISC_FEATURES_ENABLES_CPUID_FAULT BIT_ULL(MSR_MISC_FEATURES_ENABLES_CPUID_FAULT_BIT) | |
ab6d9468 | 811 | #define MSR_MISC_FEATURES_ENABLES_RING3MWAIT_BIT 1 |
ae47eda9 | 812 | |
279f1461 SS |
813 | #define MSR_IA32_TSC_DEADLINE 0x000006E0 |
814 | ||
52f64909 PZI |
815 | |
816 | #define MSR_TSX_FORCE_ABORT 0x0000010F | |
817 | ||
818 | #define MSR_TFA_RTM_FORCE_ABORT_BIT 0 | |
819 | #define MSR_TFA_RTM_FORCE_ABORT BIT_ULL(MSR_TFA_RTM_FORCE_ABORT_BIT) | |
1348924b PG |
820 | #define MSR_TFA_TSX_CPUID_CLEAR_BIT 1 |
821 | #define MSR_TFA_TSX_CPUID_CLEAR BIT_ULL(MSR_TFA_TSX_CPUID_CLEAR_BIT) | |
822 | #define MSR_TFA_SDV_ENABLE_RTM_BIT 2 | |
823 | #define MSR_TFA_SDV_ENABLE_RTM BIT_ULL(MSR_TFA_SDV_ENABLE_RTM_BIT) | |
52f64909 | 824 | |
4bc5aa91 PA |
825 | /* P4/Xeon+ specific */ |
826 | #define MSR_IA32_MCG_EAX 0x00000180 | |
827 | #define MSR_IA32_MCG_EBX 0x00000181 | |
828 | #define MSR_IA32_MCG_ECX 0x00000182 | |
829 | #define MSR_IA32_MCG_EDX 0x00000183 | |
830 | #define MSR_IA32_MCG_ESI 0x00000184 | |
831 | #define MSR_IA32_MCG_EDI 0x00000185 | |
832 | #define MSR_IA32_MCG_EBP 0x00000186 | |
833 | #define MSR_IA32_MCG_ESP 0x00000187 | |
834 | #define MSR_IA32_MCG_EFLAGS 0x00000188 | |
835 | #define MSR_IA32_MCG_EIP 0x00000189 | |
836 | #define MSR_IA32_MCG_RESERVED 0x0000018a | |
837 | ||
838 | /* Pentium IV performance counter MSRs */ | |
839 | #define MSR_P4_BPU_PERFCTR0 0x00000300 | |
840 | #define MSR_P4_BPU_PERFCTR1 0x00000301 | |
841 | #define MSR_P4_BPU_PERFCTR2 0x00000302 | |
842 | #define MSR_P4_BPU_PERFCTR3 0x00000303 | |
843 | #define MSR_P4_MS_PERFCTR0 0x00000304 | |
844 | #define MSR_P4_MS_PERFCTR1 0x00000305 | |
845 | #define MSR_P4_MS_PERFCTR2 0x00000306 | |
846 | #define MSR_P4_MS_PERFCTR3 0x00000307 | |
847 | #define MSR_P4_FLAME_PERFCTR0 0x00000308 | |
848 | #define MSR_P4_FLAME_PERFCTR1 0x00000309 | |
849 | #define MSR_P4_FLAME_PERFCTR2 0x0000030a | |
850 | #define MSR_P4_FLAME_PERFCTR3 0x0000030b | |
851 | #define MSR_P4_IQ_PERFCTR0 0x0000030c | |
852 | #define MSR_P4_IQ_PERFCTR1 0x0000030d | |
853 | #define MSR_P4_IQ_PERFCTR2 0x0000030e | |
854 | #define MSR_P4_IQ_PERFCTR3 0x0000030f | |
855 | #define MSR_P4_IQ_PERFCTR4 0x00000310 | |
856 | #define MSR_P4_IQ_PERFCTR5 0x00000311 | |
857 | #define MSR_P4_BPU_CCCR0 0x00000360 | |
858 | #define MSR_P4_BPU_CCCR1 0x00000361 | |
859 | #define MSR_P4_BPU_CCCR2 0x00000362 | |
860 | #define MSR_P4_BPU_CCCR3 0x00000363 | |
861 | #define MSR_P4_MS_CCCR0 0x00000364 | |
862 | #define MSR_P4_MS_CCCR1 0x00000365 | |
863 | #define MSR_P4_MS_CCCR2 0x00000366 | |
864 | #define MSR_P4_MS_CCCR3 0x00000367 | |
865 | #define MSR_P4_FLAME_CCCR0 0x00000368 | |
866 | #define MSR_P4_FLAME_CCCR1 0x00000369 | |
867 | #define MSR_P4_FLAME_CCCR2 0x0000036a | |
868 | #define MSR_P4_FLAME_CCCR3 0x0000036b | |
869 | #define MSR_P4_IQ_CCCR0 0x0000036c | |
870 | #define MSR_P4_IQ_CCCR1 0x0000036d | |
871 | #define MSR_P4_IQ_CCCR2 0x0000036e | |
872 | #define MSR_P4_IQ_CCCR3 0x0000036f | |
873 | #define MSR_P4_IQ_CCCR4 0x00000370 | |
874 | #define MSR_P4_IQ_CCCR5 0x00000371 | |
875 | #define MSR_P4_ALF_ESCR0 0x000003ca | |
876 | #define MSR_P4_ALF_ESCR1 0x000003cb | |
877 | #define MSR_P4_BPU_ESCR0 0x000003b2 | |
878 | #define MSR_P4_BPU_ESCR1 0x000003b3 | |
879 | #define MSR_P4_BSU_ESCR0 0x000003a0 | |
880 | #define MSR_P4_BSU_ESCR1 0x000003a1 | |
881 | #define MSR_P4_CRU_ESCR0 0x000003b8 | |
882 | #define MSR_P4_CRU_ESCR1 0x000003b9 | |
883 | #define MSR_P4_CRU_ESCR2 0x000003cc | |
884 | #define MSR_P4_CRU_ESCR3 0x000003cd | |
885 | #define MSR_P4_CRU_ESCR4 0x000003e0 | |
886 | #define MSR_P4_CRU_ESCR5 0x000003e1 | |
887 | #define MSR_P4_DAC_ESCR0 0x000003a8 | |
888 | #define MSR_P4_DAC_ESCR1 0x000003a9 | |
889 | #define MSR_P4_FIRM_ESCR0 0x000003a4 | |
890 | #define MSR_P4_FIRM_ESCR1 0x000003a5 | |
891 | #define MSR_P4_FLAME_ESCR0 0x000003a6 | |
892 | #define MSR_P4_FLAME_ESCR1 0x000003a7 | |
893 | #define MSR_P4_FSB_ESCR0 0x000003a2 | |
894 | #define MSR_P4_FSB_ESCR1 0x000003a3 | |
895 | #define MSR_P4_IQ_ESCR0 0x000003ba | |
896 | #define MSR_P4_IQ_ESCR1 0x000003bb | |
897 | #define MSR_P4_IS_ESCR0 0x000003b4 | |
898 | #define MSR_P4_IS_ESCR1 0x000003b5 | |
899 | #define MSR_P4_ITLB_ESCR0 0x000003b6 | |
900 | #define MSR_P4_ITLB_ESCR1 0x000003b7 | |
901 | #define MSR_P4_IX_ESCR0 0x000003c8 | |
902 | #define MSR_P4_IX_ESCR1 0x000003c9 | |
903 | #define MSR_P4_MOB_ESCR0 0x000003aa | |
904 | #define MSR_P4_MOB_ESCR1 0x000003ab | |
905 | #define MSR_P4_MS_ESCR0 0x000003c0 | |
906 | #define MSR_P4_MS_ESCR1 0x000003c1 | |
907 | #define MSR_P4_PMH_ESCR0 0x000003ac | |
908 | #define MSR_P4_PMH_ESCR1 0x000003ad | |
909 | #define MSR_P4_RAT_ESCR0 0x000003bc | |
910 | #define MSR_P4_RAT_ESCR1 0x000003bd | |
911 | #define MSR_P4_SAAT_ESCR0 0x000003ae | |
912 | #define MSR_P4_SAAT_ESCR1 0x000003af | |
913 | #define MSR_P4_SSU_ESCR0 0x000003be | |
914 | #define MSR_P4_SSU_ESCR1 0x000003bf /* guess: not in manual */ | |
915 | ||
916 | #define MSR_P4_TBPU_ESCR0 0x000003c2 | |
917 | #define MSR_P4_TBPU_ESCR1 0x000003c3 | |
918 | #define MSR_P4_TC_ESCR0 0x000003c4 | |
919 | #define MSR_P4_TC_ESCR1 0x000003c5 | |
920 | #define MSR_P4_U2L_ESCR0 0x000003b0 | |
921 | #define MSR_P4_U2L_ESCR1 0x000003b1 | |
922 | ||
cb7d6b50 LM |
923 | #define MSR_P4_PEBS_MATRIX_VERT 0x000003f2 |
924 | ||
4bc5aa91 PA |
925 | /* Intel Core-based CPU performance counters */ |
926 | #define MSR_CORE_PERF_FIXED_CTR0 0x00000309 | |
927 | #define MSR_CORE_PERF_FIXED_CTR1 0x0000030a | |
928 | #define MSR_CORE_PERF_FIXED_CTR2 0x0000030b | |
7b2c05a1 | 929 | #define MSR_CORE_PERF_FIXED_CTR3 0x0000030c |
4bc5aa91 PA |
930 | #define MSR_CORE_PERF_FIXED_CTR_CTRL 0x0000038d |
931 | #define MSR_CORE_PERF_GLOBAL_STATUS 0x0000038e | |
932 | #define MSR_CORE_PERF_GLOBAL_CTRL 0x0000038f | |
933 | #define MSR_CORE_PERF_GLOBAL_OVF_CTRL 0x00000390 | |
934 | ||
59a854e2 KL |
935 | #define MSR_PERF_METRICS 0x00000329 |
936 | ||
8479e04e LK |
937 | /* PERF_GLOBAL_OVF_CTL bits */ |
938 | #define MSR_CORE_PERF_GLOBAL_OVF_CTRL_TRACE_TOPA_PMI_BIT 55 | |
939 | #define MSR_CORE_PERF_GLOBAL_OVF_CTRL_TRACE_TOPA_PMI (1ULL << MSR_CORE_PERF_GLOBAL_OVF_CTRL_TRACE_TOPA_PMI_BIT) | |
c715eb9f LK |
940 | #define MSR_CORE_PERF_GLOBAL_OVF_CTRL_OVF_BUF_BIT 62 |
941 | #define MSR_CORE_PERF_GLOBAL_OVF_CTRL_OVF_BUF (1ULL << MSR_CORE_PERF_GLOBAL_OVF_CTRL_OVF_BUF_BIT) | |
942 | #define MSR_CORE_PERF_GLOBAL_OVF_CTRL_COND_CHGD_BIT 63 | |
943 | #define MSR_CORE_PERF_GLOBAL_OVF_CTRL_COND_CHGD (1ULL << MSR_CORE_PERF_GLOBAL_OVF_CTRL_COND_CHGD_BIT) | |
8479e04e | 944 | |
4bc5aa91 PA |
945 | /* Geode defined MSRs */ |
946 | #define MSR_GEODE_BUSCONT_CONF0 0x00001900 | |
947 | ||
315a6558 SY |
948 | /* Intel VT MSRs */ |
949 | #define MSR_IA32_VMX_BASIC 0x00000480 | |
950 | #define MSR_IA32_VMX_PINBASED_CTLS 0x00000481 | |
951 | #define MSR_IA32_VMX_PROCBASED_CTLS 0x00000482 | |
952 | #define MSR_IA32_VMX_EXIT_CTLS 0x00000483 | |
953 | #define MSR_IA32_VMX_ENTRY_CTLS 0x00000484 | |
954 | #define MSR_IA32_VMX_MISC 0x00000485 | |
955 | #define MSR_IA32_VMX_CR0_FIXED0 0x00000486 | |
956 | #define MSR_IA32_VMX_CR0_FIXED1 0x00000487 | |
957 | #define MSR_IA32_VMX_CR4_FIXED0 0x00000488 | |
958 | #define MSR_IA32_VMX_CR4_FIXED1 0x00000489 | |
959 | #define MSR_IA32_VMX_VMCS_ENUM 0x0000048a | |
960 | #define MSR_IA32_VMX_PROCBASED_CTLS2 0x0000048b | |
961 | #define MSR_IA32_VMX_EPT_VPID_CAP 0x0000048c | |
b87a51ae NHE |
962 | #define MSR_IA32_VMX_TRUE_PINBASED_CTLS 0x0000048d |
963 | #define MSR_IA32_VMX_TRUE_PROCBASED_CTLS 0x0000048e | |
964 | #define MSR_IA32_VMX_TRUE_EXIT_CTLS 0x0000048f | |
965 | #define MSR_IA32_VMX_TRUE_ENTRY_CTLS 0x00000490 | |
cae50139 | 966 | #define MSR_IA32_VMX_VMFUNC 0x00000491 |
b87a51ae NHE |
967 | |
968 | /* VMX_BASIC bits and bitmasks */ | |
969 | #define VMX_BASIC_VMCS_SIZE_SHIFT 32 | |
3dbcd8da | 970 | #define VMX_BASIC_TRUE_CTLS (1ULL << 55) |
b87a51ae NHE |
971 | #define VMX_BASIC_64 0x0001000000000000LLU |
972 | #define VMX_BASIC_MEM_TYPE_SHIFT 50 | |
973 | #define VMX_BASIC_MEM_TYPE_MASK 0x003c000000000000LLU | |
974 | #define VMX_BASIC_MEM_TYPE_WB 6LLU | |
975 | #define VMX_BASIC_INOUT 0x0040000000000000LLU | |
315a6558 | 976 | |
89662e56 | 977 | /* MSR_IA32_VMX_MISC bits */ |
f99e3daf | 978 | #define MSR_IA32_VMX_MISC_INTEL_PT (1ULL << 14) |
89662e56 | 979 | #define MSR_IA32_VMX_MISC_VMWRITE_SHADOW_RO_FIELDS (1ULL << 29) |
7854cbca | 980 | #define MSR_IA32_VMX_MISC_PREEMPTION_TIMER_SCALE 0x1F |
9962d032 AG |
981 | /* AMD-V MSRs */ |
982 | ||
983 | #define MSR_VM_CR 0xc0010114 | |
0367b433 | 984 | #define MSR_VM_IGNNE 0xc0010115 |
9962d032 AG |
985 | #define MSR_VM_HSAVE_PA 0xc0010117 |
986 | ||
1965aae3 | 987 | #endif /* _ASM_X86_MSR_INDEX_H */ |