]>
Commit | Line | Data |
---|---|---|
1965aae3 PA |
1 | #ifndef _ASM_X86_PARAVIRT_H |
2 | #define _ASM_X86_PARAVIRT_H | |
d3561b7f RR |
3 | /* Various instructions on x86 need to be replaced for |
4 | * para-virtualization: those hooks are defined here. */ | |
b239fb25 JF |
5 | |
6 | #ifdef CONFIG_PARAVIRT | |
54321d94 | 7 | #include <asm/pgtable_types.h> |
658be9d3 | 8 | #include <asm/asm.h> |
d3561b7f | 9 | |
ac5672f8 | 10 | #include <asm/paravirt_types.h> |
ecb93d1c | 11 | |
d3561b7f | 12 | #ifndef __ASSEMBLY__ |
187f1882 | 13 | #include <linux/bug.h> |
3dc494e8 | 14 | #include <linux/types.h> |
d4c10477 | 15 | #include <linux/cpumask.h> |
87b240cb | 16 | #include <asm/frame.h> |
1a45b7aa | 17 | |
faca6227 | 18 | static inline void load_sp0(struct tss_struct *tss, |
d3561b7f RR |
19 | struct thread_struct *thread) |
20 | { | |
faca6227 | 21 | PVOP_VCALL2(pv_cpu_ops.load_sp0, tss, thread); |
d3561b7f RR |
22 | } |
23 | ||
d3561b7f RR |
24 | /* The paravirtualized CPUID instruction. */ |
25 | static inline void __cpuid(unsigned int *eax, unsigned int *ebx, | |
26 | unsigned int *ecx, unsigned int *edx) | |
27 | { | |
93b1eab3 | 28 | PVOP_VCALL4(pv_cpu_ops.cpuid, eax, ebx, ecx, edx); |
d3561b7f RR |
29 | } |
30 | ||
31 | /* | |
32 | * These special macros can be used to get or set a debugging register | |
33 | */ | |
f8822f42 JF |
34 | static inline unsigned long paravirt_get_debugreg(int reg) |
35 | { | |
93b1eab3 | 36 | return PVOP_CALL1(unsigned long, pv_cpu_ops.get_debugreg, reg); |
f8822f42 JF |
37 | } |
38 | #define get_debugreg(var, reg) var = paravirt_get_debugreg(reg) | |
39 | static inline void set_debugreg(unsigned long val, int reg) | |
40 | { | |
93b1eab3 | 41 | PVOP_VCALL2(pv_cpu_ops.set_debugreg, reg, val); |
f8822f42 | 42 | } |
d3561b7f | 43 | |
f8822f42 JF |
44 | static inline unsigned long read_cr0(void) |
45 | { | |
93b1eab3 | 46 | return PVOP_CALL0(unsigned long, pv_cpu_ops.read_cr0); |
f8822f42 | 47 | } |
d3561b7f | 48 | |
f8822f42 JF |
49 | static inline void write_cr0(unsigned long x) |
50 | { | |
93b1eab3 | 51 | PVOP_VCALL1(pv_cpu_ops.write_cr0, x); |
f8822f42 JF |
52 | } |
53 | ||
54 | static inline unsigned long read_cr2(void) | |
55 | { | |
93b1eab3 | 56 | return PVOP_CALL0(unsigned long, pv_mmu_ops.read_cr2); |
f8822f42 JF |
57 | } |
58 | ||
59 | static inline void write_cr2(unsigned long x) | |
60 | { | |
93b1eab3 | 61 | PVOP_VCALL1(pv_mmu_ops.write_cr2, x); |
f8822f42 JF |
62 | } |
63 | ||
64 | static inline unsigned long read_cr3(void) | |
65 | { | |
93b1eab3 | 66 | return PVOP_CALL0(unsigned long, pv_mmu_ops.read_cr3); |
f8822f42 | 67 | } |
d3561b7f | 68 | |
f8822f42 JF |
69 | static inline void write_cr3(unsigned long x) |
70 | { | |
93b1eab3 | 71 | PVOP_VCALL1(pv_mmu_ops.write_cr3, x); |
f8822f42 | 72 | } |
d3561b7f | 73 | |
1e02ce4c | 74 | static inline unsigned long __read_cr4(void) |
f8822f42 | 75 | { |
93b1eab3 | 76 | return PVOP_CALL0(unsigned long, pv_cpu_ops.read_cr4); |
f8822f42 | 77 | } |
d3561b7f | 78 | |
1e02ce4c | 79 | static inline void __write_cr4(unsigned long x) |
f8822f42 | 80 | { |
93b1eab3 | 81 | PVOP_VCALL1(pv_cpu_ops.write_cr4, x); |
f8822f42 | 82 | } |
3dc494e8 | 83 | |
94ea03cd | 84 | #ifdef CONFIG_X86_64 |
4c9890c2 GOC |
85 | static inline unsigned long read_cr8(void) |
86 | { | |
87 | return PVOP_CALL0(unsigned long, pv_cpu_ops.read_cr8); | |
88 | } | |
89 | ||
90 | static inline void write_cr8(unsigned long x) | |
91 | { | |
92 | PVOP_VCALL1(pv_cpu_ops.write_cr8, x); | |
93 | } | |
94ea03cd | 94 | #endif |
4c9890c2 | 95 | |
df9ee292 | 96 | static inline void arch_safe_halt(void) |
d3561b7f | 97 | { |
93b1eab3 | 98 | PVOP_VCALL0(pv_irq_ops.safe_halt); |
d3561b7f RR |
99 | } |
100 | ||
101 | static inline void halt(void) | |
102 | { | |
c8217b83 | 103 | PVOP_VCALL0(pv_irq_ops.halt); |
f8822f42 JF |
104 | } |
105 | ||
106 | static inline void wbinvd(void) | |
107 | { | |
93b1eab3 | 108 | PVOP_VCALL0(pv_cpu_ops.wbinvd); |
d3561b7f | 109 | } |
d3561b7f | 110 | |
93b1eab3 | 111 | #define get_kernel_rpl() (pv_info.kernel_rpl) |
d3561b7f | 112 | |
dd2f4a00 AL |
113 | static inline u64 paravirt_read_msr(unsigned msr) |
114 | { | |
115 | return PVOP_CALL1(u64, pv_cpu_ops.read_msr, msr); | |
116 | } | |
117 | ||
118 | static inline void paravirt_write_msr(unsigned msr, | |
119 | unsigned low, unsigned high) | |
120 | { | |
121 | return PVOP_VCALL3(pv_cpu_ops.write_msr, msr, low, high); | |
122 | } | |
123 | ||
c2ee03b2 | 124 | static inline u64 paravirt_read_msr_safe(unsigned msr, int *err) |
f8822f42 | 125 | { |
c2ee03b2 | 126 | return PVOP_CALL2(u64, pv_cpu_ops.read_msr_safe, msr, err); |
f8822f42 | 127 | } |
132ec92f | 128 | |
c2ee03b2 AL |
129 | static inline int paravirt_write_msr_safe(unsigned msr, |
130 | unsigned low, unsigned high) | |
f8822f42 | 131 | { |
c2ee03b2 | 132 | return PVOP_CALL3(int, pv_cpu_ops.write_msr_safe, msr, low, high); |
f8822f42 JF |
133 | } |
134 | ||
49cd740b JP |
135 | #define rdmsr(msr, val1, val2) \ |
136 | do { \ | |
4985ce15 | 137 | u64 _l = paravirt_read_msr(msr); \ |
f8822f42 JF |
138 | val1 = (u32)_l; \ |
139 | val2 = _l >> 32; \ | |
49cd740b | 140 | } while (0) |
d3561b7f | 141 | |
49cd740b JP |
142 | #define wrmsr(msr, val1, val2) \ |
143 | do { \ | |
4985ce15 | 144 | paravirt_write_msr(msr, val1, val2); \ |
49cd740b | 145 | } while (0) |
d3561b7f | 146 | |
49cd740b JP |
147 | #define rdmsrl(msr, val) \ |
148 | do { \ | |
4985ce15 | 149 | val = paravirt_read_msr(msr); \ |
49cd740b | 150 | } while (0) |
d3561b7f | 151 | |
47edb651 AL |
152 | static inline void wrmsrl(unsigned msr, u64 val) |
153 | { | |
154 | wrmsr(msr, (u32)val, (u32)(val>>32)); | |
155 | } | |
156 | ||
c2ee03b2 | 157 | #define wrmsr_safe(msr, a, b) paravirt_write_msr_safe(msr, a, b) |
d3561b7f RR |
158 | |
159 | /* rdmsr with exception handling */ | |
c2ee03b2 AL |
160 | #define rdmsr_safe(msr, a, b) \ |
161 | ({ \ | |
162 | int _err; \ | |
163 | u64 _l = paravirt_read_msr_safe(msr, &_err); \ | |
164 | (*a) = (u32)_l; \ | |
165 | (*b) = _l >> 32; \ | |
166 | _err; \ | |
49cd740b | 167 | }) |
d3561b7f | 168 | |
1de87bd4 AK |
169 | static inline int rdmsrl_safe(unsigned msr, unsigned long long *p) |
170 | { | |
171 | int err; | |
172 | ||
c2ee03b2 | 173 | *p = paravirt_read_msr_safe(msr, &err); |
1de87bd4 AK |
174 | return err; |
175 | } | |
177fed1e | 176 | |
688340ea JF |
177 | static inline unsigned long long paravirt_sched_clock(void) |
178 | { | |
93b1eab3 | 179 | return PVOP_CALL0(unsigned long long, pv_time_ops.sched_clock); |
688340ea | 180 | } |
6cb9a835 | 181 | |
c5905afb IM |
182 | struct static_key; |
183 | extern struct static_key paravirt_steal_enabled; | |
184 | extern struct static_key paravirt_steal_rq_enabled; | |
3c404b57 GC |
185 | |
186 | static inline u64 paravirt_steal_clock(int cpu) | |
187 | { | |
188 | return PVOP_CALL1(u64, pv_time_ops.steal_clock, cpu); | |
189 | } | |
190 | ||
f8822f42 JF |
191 | static inline unsigned long long paravirt_read_pmc(int counter) |
192 | { | |
93b1eab3 | 193 | return PVOP_CALL1(u64, pv_cpu_ops.read_pmc, counter); |
f8822f42 | 194 | } |
d3561b7f | 195 | |
49cd740b JP |
196 | #define rdpmc(counter, low, high) \ |
197 | do { \ | |
f8822f42 JF |
198 | u64 _l = paravirt_read_pmc(counter); \ |
199 | low = (u32)_l; \ | |
200 | high = _l >> 32; \ | |
49cd740b | 201 | } while (0) |
3dc494e8 | 202 | |
1ff4d58a AK |
203 | #define rdpmcl(counter, val) ((val) = paravirt_read_pmc(counter)) |
204 | ||
38ffbe66 JF |
205 | static inline void paravirt_alloc_ldt(struct desc_struct *ldt, unsigned entries) |
206 | { | |
207 | PVOP_VCALL2(pv_cpu_ops.alloc_ldt, ldt, entries); | |
208 | } | |
209 | ||
210 | static inline void paravirt_free_ldt(struct desc_struct *ldt, unsigned entries) | |
211 | { | |
212 | PVOP_VCALL2(pv_cpu_ops.free_ldt, ldt, entries); | |
213 | } | |
214 | ||
f8822f42 JF |
215 | static inline void load_TR_desc(void) |
216 | { | |
93b1eab3 | 217 | PVOP_VCALL0(pv_cpu_ops.load_tr_desc); |
f8822f42 | 218 | } |
6b68f01b | 219 | static inline void load_gdt(const struct desc_ptr *dtr) |
f8822f42 | 220 | { |
93b1eab3 | 221 | PVOP_VCALL1(pv_cpu_ops.load_gdt, dtr); |
f8822f42 | 222 | } |
6b68f01b | 223 | static inline void load_idt(const struct desc_ptr *dtr) |
f8822f42 | 224 | { |
93b1eab3 | 225 | PVOP_VCALL1(pv_cpu_ops.load_idt, dtr); |
f8822f42 JF |
226 | } |
227 | static inline void set_ldt(const void *addr, unsigned entries) | |
228 | { | |
93b1eab3 | 229 | PVOP_VCALL2(pv_cpu_ops.set_ldt, addr, entries); |
f8822f42 | 230 | } |
6b68f01b | 231 | static inline void store_idt(struct desc_ptr *dtr) |
f8822f42 | 232 | { |
93b1eab3 | 233 | PVOP_VCALL1(pv_cpu_ops.store_idt, dtr); |
f8822f42 JF |
234 | } |
235 | static inline unsigned long paravirt_store_tr(void) | |
236 | { | |
93b1eab3 | 237 | return PVOP_CALL0(unsigned long, pv_cpu_ops.store_tr); |
f8822f42 JF |
238 | } |
239 | #define store_tr(tr) ((tr) = paravirt_store_tr()) | |
240 | static inline void load_TLS(struct thread_struct *t, unsigned cpu) | |
241 | { | |
93b1eab3 | 242 | PVOP_VCALL2(pv_cpu_ops.load_tls, t, cpu); |
f8822f42 | 243 | } |
75b8bb3e | 244 | |
9f9d489a JF |
245 | #ifdef CONFIG_X86_64 |
246 | static inline void load_gs_index(unsigned int gs) | |
247 | { | |
248 | PVOP_VCALL1(pv_cpu_ops.load_gs_index, gs); | |
249 | } | |
250 | #endif | |
251 | ||
75b8bb3e GOC |
252 | static inline void write_ldt_entry(struct desc_struct *dt, int entry, |
253 | const void *desc) | |
f8822f42 | 254 | { |
75b8bb3e | 255 | PVOP_VCALL3(pv_cpu_ops.write_ldt_entry, dt, entry, desc); |
f8822f42 | 256 | } |
014b15be GOC |
257 | |
258 | static inline void write_gdt_entry(struct desc_struct *dt, int entry, | |
259 | void *desc, int type) | |
f8822f42 | 260 | { |
014b15be | 261 | PVOP_VCALL4(pv_cpu_ops.write_gdt_entry, dt, entry, desc, type); |
f8822f42 | 262 | } |
014b15be | 263 | |
8d947344 | 264 | static inline void write_idt_entry(gate_desc *dt, int entry, const gate_desc *g) |
f8822f42 | 265 | { |
8d947344 | 266 | PVOP_VCALL3(pv_cpu_ops.write_idt_entry, dt, entry, g); |
f8822f42 JF |
267 | } |
268 | static inline void set_iopl_mask(unsigned mask) | |
269 | { | |
93b1eab3 | 270 | PVOP_VCALL1(pv_cpu_ops.set_iopl_mask, mask); |
f8822f42 | 271 | } |
3dc494e8 | 272 | |
d3561b7f | 273 | /* The paravirtualized I/O functions */ |
49cd740b JP |
274 | static inline void slow_down_io(void) |
275 | { | |
93b1eab3 | 276 | pv_cpu_ops.io_delay(); |
d3561b7f | 277 | #ifdef REALLY_SLOW_IO |
93b1eab3 JF |
278 | pv_cpu_ops.io_delay(); |
279 | pv_cpu_ops.io_delay(); | |
280 | pv_cpu_ops.io_delay(); | |
d3561b7f RR |
281 | #endif |
282 | } | |
283 | ||
d6dd61c8 JF |
284 | static inline void paravirt_activate_mm(struct mm_struct *prev, |
285 | struct mm_struct *next) | |
286 | { | |
93b1eab3 | 287 | PVOP_VCALL2(pv_mmu_ops.activate_mm, prev, next); |
d6dd61c8 JF |
288 | } |
289 | ||
a1ea1c03 DH |
290 | static inline void paravirt_arch_dup_mmap(struct mm_struct *oldmm, |
291 | struct mm_struct *mm) | |
d6dd61c8 | 292 | { |
93b1eab3 | 293 | PVOP_VCALL2(pv_mmu_ops.dup_mmap, oldmm, mm); |
d6dd61c8 JF |
294 | } |
295 | ||
a1ea1c03 | 296 | static inline void paravirt_arch_exit_mmap(struct mm_struct *mm) |
d6dd61c8 | 297 | { |
93b1eab3 | 298 | PVOP_VCALL1(pv_mmu_ops.exit_mmap, mm); |
d6dd61c8 JF |
299 | } |
300 | ||
f8822f42 JF |
301 | static inline void __flush_tlb(void) |
302 | { | |
93b1eab3 | 303 | PVOP_VCALL0(pv_mmu_ops.flush_tlb_user); |
f8822f42 JF |
304 | } |
305 | static inline void __flush_tlb_global(void) | |
306 | { | |
93b1eab3 | 307 | PVOP_VCALL0(pv_mmu_ops.flush_tlb_kernel); |
f8822f42 JF |
308 | } |
309 | static inline void __flush_tlb_single(unsigned long addr) | |
310 | { | |
93b1eab3 | 311 | PVOP_VCALL1(pv_mmu_ops.flush_tlb_single, addr); |
f8822f42 | 312 | } |
da181a8b | 313 | |
4595f962 RR |
314 | static inline void flush_tlb_others(const struct cpumask *cpumask, |
315 | struct mm_struct *mm, | |
e7b52ffd AS |
316 | unsigned long start, |
317 | unsigned long end) | |
d4c10477 | 318 | { |
e7b52ffd | 319 | PVOP_VCALL4(pv_mmu_ops.flush_tlb_others, cpumask, mm, start, end); |
d4c10477 JF |
320 | } |
321 | ||
eba0045f JF |
322 | static inline int paravirt_pgd_alloc(struct mm_struct *mm) |
323 | { | |
324 | return PVOP_CALL1(int, pv_mmu_ops.pgd_alloc, mm); | |
325 | } | |
326 | ||
327 | static inline void paravirt_pgd_free(struct mm_struct *mm, pgd_t *pgd) | |
328 | { | |
329 | PVOP_VCALL2(pv_mmu_ops.pgd_free, mm, pgd); | |
330 | } | |
331 | ||
f8639939 | 332 | static inline void paravirt_alloc_pte(struct mm_struct *mm, unsigned long pfn) |
f8822f42 | 333 | { |
6944a9c8 | 334 | PVOP_VCALL2(pv_mmu_ops.alloc_pte, mm, pfn); |
f8822f42 | 335 | } |
f8639939 | 336 | static inline void paravirt_release_pte(unsigned long pfn) |
f8822f42 | 337 | { |
6944a9c8 | 338 | PVOP_VCALL1(pv_mmu_ops.release_pte, pfn); |
f8822f42 | 339 | } |
c119ecce | 340 | |
f8639939 | 341 | static inline void paravirt_alloc_pmd(struct mm_struct *mm, unsigned long pfn) |
f8822f42 | 342 | { |
6944a9c8 | 343 | PVOP_VCALL2(pv_mmu_ops.alloc_pmd, mm, pfn); |
f8822f42 | 344 | } |
c119ecce | 345 | |
f8639939 | 346 | static inline void paravirt_release_pmd(unsigned long pfn) |
da181a8b | 347 | { |
6944a9c8 | 348 | PVOP_VCALL1(pv_mmu_ops.release_pmd, pfn); |
da181a8b RR |
349 | } |
350 | ||
f8639939 | 351 | static inline void paravirt_alloc_pud(struct mm_struct *mm, unsigned long pfn) |
2761fa09 JF |
352 | { |
353 | PVOP_VCALL2(pv_mmu_ops.alloc_pud, mm, pfn); | |
354 | } | |
f8639939 | 355 | static inline void paravirt_release_pud(unsigned long pfn) |
2761fa09 JF |
356 | { |
357 | PVOP_VCALL1(pv_mmu_ops.release_pud, pfn); | |
358 | } | |
359 | ||
f8822f42 JF |
360 | static inline void pte_update(struct mm_struct *mm, unsigned long addr, |
361 | pte_t *ptep) | |
da181a8b | 362 | { |
93b1eab3 | 363 | PVOP_VCALL3(pv_mmu_ops.pte_update, mm, addr, ptep); |
da181a8b | 364 | } |
331127f7 | 365 | |
773221f4 | 366 | static inline pte_t __pte(pteval_t val) |
da181a8b | 367 | { |
773221f4 JF |
368 | pteval_t ret; |
369 | ||
370 | if (sizeof(pteval_t) > sizeof(long)) | |
da5de7c2 JF |
371 | ret = PVOP_CALLEE2(pteval_t, |
372 | pv_mmu_ops.make_pte, | |
373 | val, (u64)val >> 32); | |
773221f4 | 374 | else |
da5de7c2 JF |
375 | ret = PVOP_CALLEE1(pteval_t, |
376 | pv_mmu_ops.make_pte, | |
377 | val); | |
773221f4 | 378 | |
c8e5393a | 379 | return (pte_t) { .pte = ret }; |
da181a8b RR |
380 | } |
381 | ||
773221f4 JF |
382 | static inline pteval_t pte_val(pte_t pte) |
383 | { | |
384 | pteval_t ret; | |
385 | ||
386 | if (sizeof(pteval_t) > sizeof(long)) | |
da5de7c2 JF |
387 | ret = PVOP_CALLEE2(pteval_t, pv_mmu_ops.pte_val, |
388 | pte.pte, (u64)pte.pte >> 32); | |
773221f4 | 389 | else |
da5de7c2 JF |
390 | ret = PVOP_CALLEE1(pteval_t, pv_mmu_ops.pte_val, |
391 | pte.pte); | |
773221f4 JF |
392 | |
393 | return ret; | |
394 | } | |
395 | ||
ef38503e | 396 | static inline pgd_t __pgd(pgdval_t val) |
da181a8b | 397 | { |
ef38503e JF |
398 | pgdval_t ret; |
399 | ||
400 | if (sizeof(pgdval_t) > sizeof(long)) | |
da5de7c2 JF |
401 | ret = PVOP_CALLEE2(pgdval_t, pv_mmu_ops.make_pgd, |
402 | val, (u64)val >> 32); | |
ef38503e | 403 | else |
da5de7c2 JF |
404 | ret = PVOP_CALLEE1(pgdval_t, pv_mmu_ops.make_pgd, |
405 | val); | |
ef38503e JF |
406 | |
407 | return (pgd_t) { ret }; | |
408 | } | |
409 | ||
410 | static inline pgdval_t pgd_val(pgd_t pgd) | |
411 | { | |
412 | pgdval_t ret; | |
413 | ||
414 | if (sizeof(pgdval_t) > sizeof(long)) | |
da5de7c2 JF |
415 | ret = PVOP_CALLEE2(pgdval_t, pv_mmu_ops.pgd_val, |
416 | pgd.pgd, (u64)pgd.pgd >> 32); | |
ef38503e | 417 | else |
da5de7c2 JF |
418 | ret = PVOP_CALLEE1(pgdval_t, pv_mmu_ops.pgd_val, |
419 | pgd.pgd); | |
ef38503e JF |
420 | |
421 | return ret; | |
f8822f42 JF |
422 | } |
423 | ||
08b882c6 JF |
424 | #define __HAVE_ARCH_PTEP_MODIFY_PROT_TRANSACTION |
425 | static inline pte_t ptep_modify_prot_start(struct mm_struct *mm, unsigned long addr, | |
426 | pte_t *ptep) | |
427 | { | |
428 | pteval_t ret; | |
429 | ||
430 | ret = PVOP_CALL3(pteval_t, pv_mmu_ops.ptep_modify_prot_start, | |
431 | mm, addr, ptep); | |
432 | ||
433 | return (pte_t) { .pte = ret }; | |
434 | } | |
435 | ||
436 | static inline void ptep_modify_prot_commit(struct mm_struct *mm, unsigned long addr, | |
437 | pte_t *ptep, pte_t pte) | |
438 | { | |
439 | if (sizeof(pteval_t) > sizeof(long)) | |
440 | /* 5 arg words */ | |
441 | pv_mmu_ops.ptep_modify_prot_commit(mm, addr, ptep, pte); | |
442 | else | |
443 | PVOP_VCALL4(pv_mmu_ops.ptep_modify_prot_commit, | |
444 | mm, addr, ptep, pte.pte); | |
445 | } | |
446 | ||
4eed80cd JF |
447 | static inline void set_pte(pte_t *ptep, pte_t pte) |
448 | { | |
449 | if (sizeof(pteval_t) > sizeof(long)) | |
450 | PVOP_VCALL3(pv_mmu_ops.set_pte, ptep, | |
451 | pte.pte, (u64)pte.pte >> 32); | |
452 | else | |
453 | PVOP_VCALL2(pv_mmu_ops.set_pte, ptep, | |
454 | pte.pte); | |
455 | } | |
456 | ||
457 | static inline void set_pte_at(struct mm_struct *mm, unsigned long addr, | |
458 | pte_t *ptep, pte_t pte) | |
459 | { | |
460 | if (sizeof(pteval_t) > sizeof(long)) | |
461 | /* 5 arg words */ | |
462 | pv_mmu_ops.set_pte_at(mm, addr, ptep, pte); | |
463 | else | |
464 | PVOP_VCALL4(pv_mmu_ops.set_pte_at, mm, addr, ptep, pte.pte); | |
465 | } | |
466 | ||
331127f7 AA |
467 | static inline void set_pmd_at(struct mm_struct *mm, unsigned long addr, |
468 | pmd_t *pmdp, pmd_t pmd) | |
469 | { | |
331127f7 AA |
470 | if (sizeof(pmdval_t) > sizeof(long)) |
471 | /* 5 arg words */ | |
472 | pv_mmu_ops.set_pmd_at(mm, addr, pmdp, pmd); | |
473 | else | |
cacf061c AA |
474 | PVOP_VCALL4(pv_mmu_ops.set_pmd_at, mm, addr, pmdp, |
475 | native_pmd_val(pmd)); | |
331127f7 | 476 | } |
331127f7 | 477 | |
a00cc7d9 MW |
478 | static inline void set_pud_at(struct mm_struct *mm, unsigned long addr, |
479 | pud_t *pudp, pud_t pud) | |
480 | { | |
481 | if (sizeof(pudval_t) > sizeof(long)) | |
482 | /* 5 arg words */ | |
483 | pv_mmu_ops.set_pud_at(mm, addr, pudp, pud); | |
484 | else | |
485 | PVOP_VCALL4(pv_mmu_ops.set_pud_at, mm, addr, pudp, | |
486 | native_pud_val(pud)); | |
487 | } | |
488 | ||
60b3f626 JF |
489 | static inline void set_pmd(pmd_t *pmdp, pmd_t pmd) |
490 | { | |
491 | pmdval_t val = native_pmd_val(pmd); | |
492 | ||
493 | if (sizeof(pmdval_t) > sizeof(long)) | |
494 | PVOP_VCALL3(pv_mmu_ops.set_pmd, pmdp, val, (u64)val >> 32); | |
495 | else | |
496 | PVOP_VCALL2(pv_mmu_ops.set_pmd, pmdp, val); | |
497 | } | |
498 | ||
98233368 | 499 | #if CONFIG_PGTABLE_LEVELS >= 3 |
1fe91514 GOC |
500 | static inline pmd_t __pmd(pmdval_t val) |
501 | { | |
502 | pmdval_t ret; | |
503 | ||
504 | if (sizeof(pmdval_t) > sizeof(long)) | |
da5de7c2 JF |
505 | ret = PVOP_CALLEE2(pmdval_t, pv_mmu_ops.make_pmd, |
506 | val, (u64)val >> 32); | |
1fe91514 | 507 | else |
da5de7c2 JF |
508 | ret = PVOP_CALLEE1(pmdval_t, pv_mmu_ops.make_pmd, |
509 | val); | |
1fe91514 GOC |
510 | |
511 | return (pmd_t) { ret }; | |
512 | } | |
513 | ||
514 | static inline pmdval_t pmd_val(pmd_t pmd) | |
515 | { | |
516 | pmdval_t ret; | |
517 | ||
518 | if (sizeof(pmdval_t) > sizeof(long)) | |
da5de7c2 JF |
519 | ret = PVOP_CALLEE2(pmdval_t, pv_mmu_ops.pmd_val, |
520 | pmd.pmd, (u64)pmd.pmd >> 32); | |
1fe91514 | 521 | else |
da5de7c2 JF |
522 | ret = PVOP_CALLEE1(pmdval_t, pv_mmu_ops.pmd_val, |
523 | pmd.pmd); | |
1fe91514 GOC |
524 | |
525 | return ret; | |
526 | } | |
527 | ||
528 | static inline void set_pud(pud_t *pudp, pud_t pud) | |
529 | { | |
530 | pudval_t val = native_pud_val(pud); | |
531 | ||
532 | if (sizeof(pudval_t) > sizeof(long)) | |
533 | PVOP_VCALL3(pv_mmu_ops.set_pud, pudp, | |
534 | val, (u64)val >> 32); | |
535 | else | |
536 | PVOP_VCALL2(pv_mmu_ops.set_pud, pudp, | |
537 | val); | |
538 | } | |
98233368 | 539 | #if CONFIG_PGTABLE_LEVELS == 4 |
9042219c EH |
540 | static inline pud_t __pud(pudval_t val) |
541 | { | |
542 | pudval_t ret; | |
543 | ||
544 | if (sizeof(pudval_t) > sizeof(long)) | |
da5de7c2 JF |
545 | ret = PVOP_CALLEE2(pudval_t, pv_mmu_ops.make_pud, |
546 | val, (u64)val >> 32); | |
9042219c | 547 | else |
da5de7c2 JF |
548 | ret = PVOP_CALLEE1(pudval_t, pv_mmu_ops.make_pud, |
549 | val); | |
9042219c EH |
550 | |
551 | return (pud_t) { ret }; | |
552 | } | |
553 | ||
554 | static inline pudval_t pud_val(pud_t pud) | |
555 | { | |
556 | pudval_t ret; | |
557 | ||
558 | if (sizeof(pudval_t) > sizeof(long)) | |
4767afbf JF |
559 | ret = PVOP_CALLEE2(pudval_t, pv_mmu_ops.pud_val, |
560 | pud.pud, (u64)pud.pud >> 32); | |
9042219c | 561 | else |
4767afbf JF |
562 | ret = PVOP_CALLEE1(pudval_t, pv_mmu_ops.pud_val, |
563 | pud.pud); | |
9042219c EH |
564 | |
565 | return ret; | |
566 | } | |
567 | ||
568 | static inline void set_pgd(pgd_t *pgdp, pgd_t pgd) | |
569 | { | |
570 | pgdval_t val = native_pgd_val(pgd); | |
571 | ||
572 | if (sizeof(pgdval_t) > sizeof(long)) | |
573 | PVOP_VCALL3(pv_mmu_ops.set_pgd, pgdp, | |
574 | val, (u64)val >> 32); | |
575 | else | |
576 | PVOP_VCALL2(pv_mmu_ops.set_pgd, pgdp, | |
577 | val); | |
578 | } | |
579 | ||
580 | static inline void pgd_clear(pgd_t *pgdp) | |
581 | { | |
582 | set_pgd(pgdp, __pgd(0)); | |
583 | } | |
584 | ||
585 | static inline void pud_clear(pud_t *pudp) | |
586 | { | |
587 | set_pud(pudp, __pud(0)); | |
588 | } | |
589 | ||
98233368 | 590 | #endif /* CONFIG_PGTABLE_LEVELS == 4 */ |
9042219c | 591 | |
98233368 | 592 | #endif /* CONFIG_PGTABLE_LEVELS >= 3 */ |
1fe91514 | 593 | |
4eed80cd JF |
594 | #ifdef CONFIG_X86_PAE |
595 | /* Special-case pte-setting operations for PAE, which can't update a | |
596 | 64-bit pte atomically */ | |
597 | static inline void set_pte_atomic(pte_t *ptep, pte_t pte) | |
598 | { | |
599 | PVOP_VCALL3(pv_mmu_ops.set_pte_atomic, ptep, | |
600 | pte.pte, pte.pte >> 32); | |
601 | } | |
602 | ||
4eed80cd JF |
603 | static inline void pte_clear(struct mm_struct *mm, unsigned long addr, |
604 | pte_t *ptep) | |
605 | { | |
606 | PVOP_VCALL3(pv_mmu_ops.pte_clear, mm, addr, ptep); | |
607 | } | |
60b3f626 JF |
608 | |
609 | static inline void pmd_clear(pmd_t *pmdp) | |
610 | { | |
611 | PVOP_VCALL1(pv_mmu_ops.pmd_clear, pmdp); | |
612 | } | |
4eed80cd JF |
613 | #else /* !CONFIG_X86_PAE */ |
614 | static inline void set_pte_atomic(pte_t *ptep, pte_t pte) | |
615 | { | |
616 | set_pte(ptep, pte); | |
617 | } | |
618 | ||
4eed80cd JF |
619 | static inline void pte_clear(struct mm_struct *mm, unsigned long addr, |
620 | pte_t *ptep) | |
621 | { | |
622 | set_pte_at(mm, addr, ptep, __pte(0)); | |
623 | } | |
60b3f626 JF |
624 | |
625 | static inline void pmd_clear(pmd_t *pmdp) | |
626 | { | |
627 | set_pmd(pmdp, __pmd(0)); | |
628 | } | |
4eed80cd JF |
629 | #endif /* CONFIG_X86_PAE */ |
630 | ||
7fd7d83d | 631 | #define __HAVE_ARCH_START_CONTEXT_SWITCH |
224101ed | 632 | static inline void arch_start_context_switch(struct task_struct *prev) |
f8822f42 | 633 | { |
224101ed | 634 | PVOP_VCALL1(pv_cpu_ops.start_context_switch, prev); |
f8822f42 JF |
635 | } |
636 | ||
224101ed | 637 | static inline void arch_end_context_switch(struct task_struct *next) |
f8822f42 | 638 | { |
224101ed | 639 | PVOP_VCALL1(pv_cpu_ops.end_context_switch, next); |
f8822f42 JF |
640 | } |
641 | ||
9226d125 | 642 | #define __HAVE_ARCH_ENTER_LAZY_MMU_MODE |
f8822f42 JF |
643 | static inline void arch_enter_lazy_mmu_mode(void) |
644 | { | |
8965c1c0 | 645 | PVOP_VCALL0(pv_mmu_ops.lazy_mode.enter); |
f8822f42 JF |
646 | } |
647 | ||
648 | static inline void arch_leave_lazy_mmu_mode(void) | |
649 | { | |
8965c1c0 | 650 | PVOP_VCALL0(pv_mmu_ops.lazy_mode.leave); |
f8822f42 JF |
651 | } |
652 | ||
511ba86e BO |
653 | static inline void arch_flush_lazy_mmu_mode(void) |
654 | { | |
655 | PVOP_VCALL0(pv_mmu_ops.lazy_mode.flush); | |
656 | } | |
9226d125 | 657 | |
aeaaa59c | 658 | static inline void __set_fixmap(unsigned /* enum fixed_addresses */ idx, |
3b3809ac | 659 | phys_addr_t phys, pgprot_t flags) |
aeaaa59c JF |
660 | { |
661 | pv_mmu_ops.set_fixmap(idx, phys, flags); | |
662 | } | |
663 | ||
b4ecc126 | 664 | #if defined(CONFIG_SMP) && defined(CONFIG_PARAVIRT_SPINLOCKS) |
4bb689ee | 665 | |
f233f7f1 PZI |
666 | static __always_inline void pv_queued_spin_lock_slowpath(struct qspinlock *lock, |
667 | u32 val) | |
668 | { | |
669 | PVOP_VCALL2(pv_lock_ops.queued_spin_lock_slowpath, lock, val); | |
670 | } | |
671 | ||
672 | static __always_inline void pv_queued_spin_unlock(struct qspinlock *lock) | |
673 | { | |
674 | PVOP_VCALLEE1(pv_lock_ops.queued_spin_unlock, lock); | |
675 | } | |
676 | ||
677 | static __always_inline void pv_wait(u8 *ptr, u8 val) | |
678 | { | |
679 | PVOP_VCALL2(pv_lock_ops.wait, ptr, val); | |
680 | } | |
681 | ||
682 | static __always_inline void pv_kick(int cpu) | |
683 | { | |
684 | PVOP_VCALL1(pv_lock_ops.kick, cpu); | |
685 | } | |
686 | ||
6c62985d | 687 | static __always_inline bool pv_vcpu_is_preempted(long cpu) |
3cded417 PZ |
688 | { |
689 | return PVOP_CALLEE1(bool, pv_lock_ops.vcpu_is_preempted, cpu); | |
690 | } | |
691 | ||
f233f7f1 | 692 | #endif /* SMP && PARAVIRT_SPINLOCKS */ |
4bb689ee | 693 | |
2e47d3e6 | 694 | #ifdef CONFIG_X86_32 |
ecb93d1c JF |
695 | #define PV_SAVE_REGS "pushl %ecx; pushl %edx;" |
696 | #define PV_RESTORE_REGS "popl %edx; popl %ecx;" | |
697 | ||
698 | /* save and restore all caller-save registers, except return value */ | |
e584f559 JF |
699 | #define PV_SAVE_ALL_CALLER_REGS "pushl %ecx;" |
700 | #define PV_RESTORE_ALL_CALLER_REGS "popl %ecx;" | |
ecb93d1c | 701 | |
2e47d3e6 GOC |
702 | #define PV_FLAGS_ARG "0" |
703 | #define PV_EXTRA_CLOBBERS | |
704 | #define PV_VEXTRA_CLOBBERS | |
705 | #else | |
ecb93d1c JF |
706 | /* save and restore all caller-save registers, except return value */ |
707 | #define PV_SAVE_ALL_CALLER_REGS \ | |
708 | "push %rcx;" \ | |
709 | "push %rdx;" \ | |
710 | "push %rsi;" \ | |
711 | "push %rdi;" \ | |
712 | "push %r8;" \ | |
713 | "push %r9;" \ | |
714 | "push %r10;" \ | |
715 | "push %r11;" | |
716 | #define PV_RESTORE_ALL_CALLER_REGS \ | |
717 | "pop %r11;" \ | |
718 | "pop %r10;" \ | |
719 | "pop %r9;" \ | |
720 | "pop %r8;" \ | |
721 | "pop %rdi;" \ | |
722 | "pop %rsi;" \ | |
723 | "pop %rdx;" \ | |
724 | "pop %rcx;" | |
725 | ||
2e47d3e6 GOC |
726 | /* We save some registers, but all of them, that's too much. We clobber all |
727 | * caller saved registers but the argument parameter */ | |
728 | #define PV_SAVE_REGS "pushq %%rdi;" | |
729 | #define PV_RESTORE_REGS "popq %%rdi;" | |
c24481e9 JF |
730 | #define PV_EXTRA_CLOBBERS EXTRA_CLOBBERS, "rcx" , "rdx", "rsi" |
731 | #define PV_VEXTRA_CLOBBERS EXTRA_CLOBBERS, "rdi", "rcx" , "rdx", "rsi" | |
2e47d3e6 GOC |
732 | #define PV_FLAGS_ARG "D" |
733 | #endif | |
734 | ||
ecb93d1c JF |
735 | /* |
736 | * Generate a thunk around a function which saves all caller-save | |
737 | * registers except for the return value. This allows C functions to | |
738 | * be called from assembler code where fewer than normal registers are | |
739 | * available. It may also help code generation around calls from C | |
740 | * code if the common case doesn't use many registers. | |
741 | * | |
742 | * When a callee is wrapped in a thunk, the caller can assume that all | |
743 | * arg regs and all scratch registers are preserved across the | |
744 | * call. The return value in rax/eax will not be saved, even for void | |
745 | * functions. | |
746 | */ | |
87b240cb | 747 | #define PV_THUNK_NAME(func) "__raw_callee_save_" #func |
ecb93d1c JF |
748 | #define PV_CALLEE_SAVE_REGS_THUNK(func) \ |
749 | extern typeof(func) __raw_callee_save_##func; \ | |
ecb93d1c JF |
750 | \ |
751 | asm(".pushsection .text;" \ | |
87b240cb JP |
752 | ".globl " PV_THUNK_NAME(func) ";" \ |
753 | ".type " PV_THUNK_NAME(func) ", @function;" \ | |
754 | PV_THUNK_NAME(func) ":" \ | |
755 | FRAME_BEGIN \ | |
ecb93d1c JF |
756 | PV_SAVE_ALL_CALLER_REGS \ |
757 | "call " #func ";" \ | |
758 | PV_RESTORE_ALL_CALLER_REGS \ | |
87b240cb | 759 | FRAME_END \ |
ecb93d1c JF |
760 | "ret;" \ |
761 | ".popsection") | |
762 | ||
763 | /* Get a reference to a callee-save function */ | |
764 | #define PV_CALLEE_SAVE(func) \ | |
765 | ((struct paravirt_callee_save) { __raw_callee_save_##func }) | |
766 | ||
767 | /* Promise that "func" already uses the right calling convention */ | |
768 | #define __PV_IS_CALLEE_SAVE(func) \ | |
769 | ((struct paravirt_callee_save) { func }) | |
770 | ||
b5908548 | 771 | static inline notrace unsigned long arch_local_save_flags(void) |
139ec7c4 | 772 | { |
71999d98 | 773 | return PVOP_CALLEE0(unsigned long, pv_irq_ops.save_fl); |
139ec7c4 RR |
774 | } |
775 | ||
b5908548 | 776 | static inline notrace void arch_local_irq_restore(unsigned long f) |
139ec7c4 | 777 | { |
71999d98 | 778 | PVOP_VCALLEE1(pv_irq_ops.restore_fl, f); |
139ec7c4 RR |
779 | } |
780 | ||
b5908548 | 781 | static inline notrace void arch_local_irq_disable(void) |
139ec7c4 | 782 | { |
71999d98 | 783 | PVOP_VCALLEE0(pv_irq_ops.irq_disable); |
139ec7c4 RR |
784 | } |
785 | ||
b5908548 | 786 | static inline notrace void arch_local_irq_enable(void) |
139ec7c4 | 787 | { |
71999d98 | 788 | PVOP_VCALLEE0(pv_irq_ops.irq_enable); |
139ec7c4 RR |
789 | } |
790 | ||
b5908548 | 791 | static inline notrace unsigned long arch_local_irq_save(void) |
139ec7c4 RR |
792 | { |
793 | unsigned long f; | |
794 | ||
df9ee292 DH |
795 | f = arch_local_save_flags(); |
796 | arch_local_irq_disable(); | |
139ec7c4 RR |
797 | return f; |
798 | } | |
799 | ||
74d4affd | 800 | |
294688c0 | 801 | /* Make sure as little as possible of this mess escapes. */ |
d5822035 | 802 | #undef PARAVIRT_CALL |
1a45b7aa JF |
803 | #undef __PVOP_CALL |
804 | #undef __PVOP_VCALL | |
f8822f42 JF |
805 | #undef PVOP_VCALL0 |
806 | #undef PVOP_CALL0 | |
807 | #undef PVOP_VCALL1 | |
808 | #undef PVOP_CALL1 | |
809 | #undef PVOP_VCALL2 | |
810 | #undef PVOP_CALL2 | |
811 | #undef PVOP_VCALL3 | |
812 | #undef PVOP_CALL3 | |
813 | #undef PVOP_VCALL4 | |
814 | #undef PVOP_CALL4 | |
139ec7c4 | 815 | |
6f30c1ac TG |
816 | extern void default_banner(void); |
817 | ||
d3561b7f RR |
818 | #else /* __ASSEMBLY__ */ |
819 | ||
658be9d3 | 820 | #define _PVSITE(ptype, clobbers, ops, word, algn) \ |
139ec7c4 RR |
821 | 771:; \ |
822 | ops; \ | |
823 | 772:; \ | |
824 | .pushsection .parainstructions,"a"; \ | |
658be9d3 GOC |
825 | .align algn; \ |
826 | word 771b; \ | |
139ec7c4 RR |
827 | .byte ptype; \ |
828 | .byte 772b-771b; \ | |
829 | .short clobbers; \ | |
830 | .popsection | |
831 | ||
658be9d3 | 832 | |
9104a18d | 833 | #define COND_PUSH(set, mask, reg) \ |
ecb93d1c | 834 | .if ((~(set)) & mask); push %reg; .endif |
9104a18d | 835 | #define COND_POP(set, mask, reg) \ |
ecb93d1c | 836 | .if ((~(set)) & mask); pop %reg; .endif |
9104a18d | 837 | |
658be9d3 | 838 | #ifdef CONFIG_X86_64 |
9104a18d JF |
839 | |
840 | #define PV_SAVE_REGS(set) \ | |
841 | COND_PUSH(set, CLBR_RAX, rax); \ | |
842 | COND_PUSH(set, CLBR_RCX, rcx); \ | |
843 | COND_PUSH(set, CLBR_RDX, rdx); \ | |
844 | COND_PUSH(set, CLBR_RSI, rsi); \ | |
845 | COND_PUSH(set, CLBR_RDI, rdi); \ | |
846 | COND_PUSH(set, CLBR_R8, r8); \ | |
847 | COND_PUSH(set, CLBR_R9, r9); \ | |
848 | COND_PUSH(set, CLBR_R10, r10); \ | |
849 | COND_PUSH(set, CLBR_R11, r11) | |
850 | #define PV_RESTORE_REGS(set) \ | |
851 | COND_POP(set, CLBR_R11, r11); \ | |
852 | COND_POP(set, CLBR_R10, r10); \ | |
853 | COND_POP(set, CLBR_R9, r9); \ | |
854 | COND_POP(set, CLBR_R8, r8); \ | |
855 | COND_POP(set, CLBR_RDI, rdi); \ | |
856 | COND_POP(set, CLBR_RSI, rsi); \ | |
857 | COND_POP(set, CLBR_RDX, rdx); \ | |
858 | COND_POP(set, CLBR_RCX, rcx); \ | |
859 | COND_POP(set, CLBR_RAX, rax) | |
860 | ||
6057fc82 | 861 | #define PARA_PATCH(struct, off) ((PARAVIRT_PATCH_##struct + (off)) / 8) |
658be9d3 | 862 | #define PARA_SITE(ptype, clobbers, ops) _PVSITE(ptype, clobbers, ops, .quad, 8) |
491eccb7 | 863 | #define PARA_INDIRECT(addr) *addr(%rip) |
658be9d3 | 864 | #else |
9104a18d JF |
865 | #define PV_SAVE_REGS(set) \ |
866 | COND_PUSH(set, CLBR_EAX, eax); \ | |
867 | COND_PUSH(set, CLBR_EDI, edi); \ | |
868 | COND_PUSH(set, CLBR_ECX, ecx); \ | |
869 | COND_PUSH(set, CLBR_EDX, edx) | |
870 | #define PV_RESTORE_REGS(set) \ | |
871 | COND_POP(set, CLBR_EDX, edx); \ | |
872 | COND_POP(set, CLBR_ECX, ecx); \ | |
873 | COND_POP(set, CLBR_EDI, edi); \ | |
874 | COND_POP(set, CLBR_EAX, eax) | |
875 | ||
6057fc82 | 876 | #define PARA_PATCH(struct, off) ((PARAVIRT_PATCH_##struct + (off)) / 4) |
658be9d3 | 877 | #define PARA_SITE(ptype, clobbers, ops) _PVSITE(ptype, clobbers, ops, .long, 4) |
491eccb7 | 878 | #define PARA_INDIRECT(addr) *%cs:addr |
658be9d3 GOC |
879 | #endif |
880 | ||
93b1eab3 JF |
881 | #define INTERRUPT_RETURN \ |
882 | PARA_SITE(PARA_PATCH(pv_cpu_ops, PV_CPU_iret), CLBR_NONE, \ | |
491eccb7 | 883 | jmp PARA_INDIRECT(pv_cpu_ops+PV_CPU_iret)) |
d5822035 JF |
884 | |
885 | #define DISABLE_INTERRUPTS(clobbers) \ | |
93b1eab3 | 886 | PARA_SITE(PARA_PATCH(pv_irq_ops, PV_IRQ_irq_disable), clobbers, \ |
ecb93d1c | 887 | PV_SAVE_REGS(clobbers | CLBR_CALLEE_SAVE); \ |
491eccb7 | 888 | call PARA_INDIRECT(pv_irq_ops+PV_IRQ_irq_disable); \ |
ecb93d1c | 889 | PV_RESTORE_REGS(clobbers | CLBR_CALLEE_SAVE);) |
d5822035 JF |
890 | |
891 | #define ENABLE_INTERRUPTS(clobbers) \ | |
93b1eab3 | 892 | PARA_SITE(PARA_PATCH(pv_irq_ops, PV_IRQ_irq_enable), clobbers, \ |
ecb93d1c | 893 | PV_SAVE_REGS(clobbers | CLBR_CALLEE_SAVE); \ |
491eccb7 | 894 | call PARA_INDIRECT(pv_irq_ops+PV_IRQ_irq_enable); \ |
ecb93d1c | 895 | PV_RESTORE_REGS(clobbers | CLBR_CALLEE_SAVE);) |
d5822035 | 896 | |
6057fc82 | 897 | #ifdef CONFIG_X86_32 |
491eccb7 JF |
898 | #define GET_CR0_INTO_EAX \ |
899 | push %ecx; push %edx; \ | |
900 | call PARA_INDIRECT(pv_cpu_ops+PV_CPU_read_cr0); \ | |
42c24fa2 | 901 | pop %edx; pop %ecx |
2be29982 | 902 | #else /* !CONFIG_X86_32 */ |
a00394f8 JF |
903 | |
904 | /* | |
905 | * If swapgs is used while the userspace stack is still current, | |
906 | * there's no way to call a pvop. The PV replacement *must* be | |
907 | * inlined, or the swapgs instruction must be trapped and emulated. | |
908 | */ | |
909 | #define SWAPGS_UNSAFE_STACK \ | |
910 | PARA_SITE(PARA_PATCH(pv_cpu_ops, PV_CPU_swapgs), CLBR_NONE, \ | |
911 | swapgs) | |
912 | ||
9104a18d JF |
913 | /* |
914 | * Note: swapgs is very special, and in practise is either going to be | |
915 | * implemented with a single "swapgs" instruction or something very | |
916 | * special. Either way, we don't need to save any registers for | |
917 | * it. | |
918 | */ | |
e801f864 GOC |
919 | #define SWAPGS \ |
920 | PARA_SITE(PARA_PATCH(pv_cpu_ops, PV_CPU_swapgs), CLBR_NONE, \ | |
9104a18d | 921 | call PARA_INDIRECT(pv_cpu_ops+PV_CPU_swapgs) \ |
e801f864 GOC |
922 | ) |
923 | ||
ffc4bc9c PA |
924 | #define GET_CR2_INTO_RAX \ |
925 | call PARA_INDIRECT(pv_mmu_ops+PV_MMU_read_cr2) | |
4a8c4c4e | 926 | |
fab58420 JF |
927 | #define PARAVIRT_ADJUST_EXCEPTION_FRAME \ |
928 | PARA_SITE(PARA_PATCH(pv_irq_ops, PV_IRQ_adjust_exception_frame), \ | |
929 | CLBR_NONE, \ | |
930 | call PARA_INDIRECT(pv_irq_ops+PV_IRQ_adjust_exception_frame)) | |
931 | ||
2be29982 JF |
932 | #define USERGS_SYSRET64 \ |
933 | PARA_SITE(PARA_PATCH(pv_cpu_ops, PV_CPU_usergs_sysret64), \ | |
d75cd22f | 934 | CLBR_NONE, \ |
2be29982 | 935 | jmp PARA_INDIRECT(pv_cpu_ops+PV_CPU_usergs_sysret64)) |
2be29982 | 936 | #endif /* CONFIG_X86_32 */ |
139ec7c4 | 937 | |
d3561b7f | 938 | #endif /* __ASSEMBLY__ */ |
6f30c1ac TG |
939 | #else /* CONFIG_PARAVIRT */ |
940 | # define default_banner x86_init_noop | |
a1ea1c03 DH |
941 | #ifndef __ASSEMBLY__ |
942 | static inline void paravirt_arch_dup_mmap(struct mm_struct *oldmm, | |
943 | struct mm_struct *mm) | |
944 | { | |
945 | } | |
946 | ||
947 | static inline void paravirt_arch_exit_mmap(struct mm_struct *mm) | |
948 | { | |
949 | } | |
950 | #endif /* __ASSEMBLY__ */ | |
6f30c1ac | 951 | #endif /* !CONFIG_PARAVIRT */ |
1965aae3 | 952 | #endif /* _ASM_X86_PARAVIRT_H */ |