]> git.proxmox.com Git - mirror_ubuntu-bionic-kernel.git/blame - arch/x86/include/asm/pgtable_64.h
x86/mm/gup: Switch GUP to the generic get_user_page_fast() implementation
[mirror_ubuntu-bionic-kernel.git] / arch / x86 / include / asm / pgtable_64.h
CommitLineData
1965aae3
PA
1#ifndef _ASM_X86_PGTABLE_64_H
2#define _ASM_X86_PGTABLE_64_H
1da177e4 3
6df95fd7 4#include <linux/const.h>
fb355149
JF
5#include <asm/pgtable_64_types.h>
6
9d291e78
VG
7#ifndef __ASSEMBLY__
8
1da177e4
LT
9/*
10 * This file contains the functions and defines necessary to modify and use
11 * the x86-64 page table tree.
12 */
13#include <asm/processor.h>
1977f032 14#include <linux/bitops.h>
1da177e4 15#include <linux/threads.h>
1da177e4
LT
16
17extern pud_t level3_kernel_pgt[512];
1da177e4
LT
18extern pud_t level3_ident_pgt[512];
19extern pmd_t level2_kernel_pgt[512];
084a2a4e
JF
20extern pmd_t level2_fixmap_pgt[512];
21extern pmd_t level2_ident_pgt[512];
0b5a5063 22extern pte_t level1_fixmap_pgt[512];
1da177e4 23extern pgd_t init_level4_pgt[];
1da177e4 24
e3ebadd9 25#define swapper_pg_dir init_level4_pgt
1da177e4 26
1da177e4 27extern void paging_init(void);
1da177e4 28
7f94401e 29#define pte_ERROR(e) \
c767a54b 30 pr_err("%s:%d: bad pte %p(%016lx)\n", \
7f94401e
JP
31 __FILE__, __LINE__, &(e), pte_val(e))
32#define pmd_ERROR(e) \
c767a54b 33 pr_err("%s:%d: bad pmd %p(%016lx)\n", \
7f94401e
JP
34 __FILE__, __LINE__, &(e), pmd_val(e))
35#define pud_ERROR(e) \
c767a54b 36 pr_err("%s:%d: bad pud %p(%016lx)\n", \
7f94401e 37 __FILE__, __LINE__, &(e), pud_val(e))
b8504058
KS
38
39#if CONFIG_PGTABLE_LEVELS >= 5
40#define p4d_ERROR(e) \
41 pr_err("%s:%d: bad p4d %p(%016lx)\n", \
42 __FILE__, __LINE__, &(e), p4d_val(e))
43#endif
44
7f94401e 45#define pgd_ERROR(e) \
c767a54b 46 pr_err("%s:%d: bad pgd %p(%016lx)\n", \
7f94401e 47 __FILE__, __LINE__, &(e), pgd_val(e))
1da177e4 48
4891645e
JF
49struct mm_struct;
50
f2a6a705 51void set_pte_vaddr_p4d(p4d_t *p4d_page, unsigned long vaddr, pte_t new_pte);
0814e0ba
EH
52void set_pte_vaddr_pud(pud_t *pud_page, unsigned long vaddr, pte_t new_pte);
53
4891645e
JF
54static inline void native_pte_clear(struct mm_struct *mm, unsigned long addr,
55 pte_t *ptep)
1da177e4 56{
4891645e
JF
57 *ptep = native_make_pte(0);
58}
1da177e4 59
4891645e 60static inline void native_set_pte(pte_t *ptep, pte_t pte)
1da177e4 61{
4891645e
JF
62 *ptep = pte;
63}
1da177e4 64
b65e6390
IM
65static inline void native_set_pte_atomic(pte_t *ptep, pte_t pte)
66{
67 native_set_pte(ptep, pte);
68}
69
db3eb96f
AA
70static inline void native_set_pmd(pmd_t *pmdp, pmd_t pmd)
71{
72 *pmdp = pmd;
73}
74
75static inline void native_pmd_clear(pmd_t *pmd)
76{
77 native_set_pmd(pmd, native_make_pmd(0));
78}
79
4891645e 80static inline pte_t native_ptep_get_and_clear(pte_t *xp)
1da177e4 81{
4891645e
JF
82#ifdef CONFIG_SMP
83 return native_make_pte(xchg(&xp->pte, 0));
84#else
7f94401e
JP
85 /* native_local_ptep_get_and_clear,
86 but duplicated because of cyclic dependency */
4891645e
JF
87 pte_t ret = *xp;
88 native_pte_clear(NULL, 0, xp);
89 return ret;
90#endif
1da177e4
LT
91}
92
db3eb96f 93static inline pmd_t native_pmdp_get_and_clear(pmd_t *xp)
1da177e4 94{
db3eb96f
AA
95#ifdef CONFIG_SMP
96 return native_make_pmd(xchg(&xp->pmd, 0));
97#else
98 /* native_local_pmdp_get_and_clear,
99 but duplicated because of cyclic dependency */
100 pmd_t ret = *xp;
101 native_pmd_clear(xp);
102 return ret;
103#endif
4891645e 104}
1da177e4 105
4891645e 106static inline void native_set_pud(pud_t *pudp, pud_t pud)
1da177e4 107{
4891645e 108 *pudp = pud;
1da177e4
LT
109}
110
4891645e
JF
111static inline void native_pud_clear(pud_t *pud)
112{
113 native_set_pud(pud, native_make_pud(0));
114}
61e06037 115
a00cc7d9
MW
116static inline pud_t native_pudp_get_and_clear(pud_t *xp)
117{
118#ifdef CONFIG_SMP
119 return native_make_pud(xchg(&xp->pud, 0));
120#else
121 /* native_local_pudp_get_and_clear,
122 * but duplicated because of cyclic dependency
123 */
124 pud_t ret = *xp;
125
126 native_pud_clear(xp);
127 return ret;
128#endif
f2a6a705
KS
129}
130
131static inline void native_set_p4d(p4d_t *p4dp, p4d_t p4d)
132{
133 *p4dp = p4d;
134}
135
136static inline void native_p4d_clear(p4d_t *p4d)
137{
b8504058
KS
138#ifdef CONFIG_X86_5LEVEL
139 native_set_p4d(p4d, native_make_p4d(0));
140#else
f2a6a705 141 native_set_p4d(p4d, (p4d_t) { .pgd = native_make_pgd(0)});
b8504058 142#endif
a00cc7d9
MW
143}
144
4891645e
JF
145static inline void native_set_pgd(pgd_t *pgdp, pgd_t pgd)
146{
147 *pgdp = pgd;
148}
8c65b4a6 149
7f94401e 150static inline void native_pgd_clear(pgd_t *pgd)
61e06037 151{
4891645e 152 native_set_pgd(pgd, native_make_pgd(0));
61e06037
ZA
153}
154
5372e155 155extern void sync_global_pgds(unsigned long start, unsigned long end);
6afb5157 156
1da177e4
LT
157/*
158 * Conversion functions: convert a page and protection to a page entry,
159 * and a page entry and page directory to the page they refer to.
160 */
161
1da177e4
LT
162/*
163 * Level 4 access.
164 */
e00fc542 165static inline int pgd_large(pgd_t pgd) { return 0; }
e7a9b0b3 166#define mk_kernel_pgd(address) __pgd((address) | _KERNPG_TABLE)
1da177e4
LT
167
168/* PUD - Level3 access */
1da177e4 169
1da177e4 170/* PMD - Level 2 access */
1da177e4
LT
171
172/* PTE - Level 1 access. */
173
1da177e4 174/* x86-64 always has all page tables mapped. */
7f94401e 175#define pte_offset_map(dir, address) pte_offset_kernel((dir), (address))
4e60c86b 176#define pte_unmap(pte) ((void)(pte))/* NOP */
1da177e4 177
00839ee3
DH
178/*
179 * Encode and de-code a swap entry
180 *
181 * | ... | 11| 10| 9|8|7|6|5| 4| 3|2|1|0| <- bit number
182 * | ... |SW3|SW2|SW1|G|L|D|A|CD|WT|U|W|P| <- bit names
ace7fab7 183 * | OFFSET (14->63) | TYPE (9-13) |0|X|X|X| X| X|X|X|0| <- swp entry
00839ee3
DH
184 *
185 * G (8) is aliased and used as a PROT_NONE indicator for
186 * !present ptes. We need to start storing swap entries above
187 * there. We also need to avoid using A and D because of an
188 * erratum where they can be incorrectly set by hardware on
189 * non-present PTEs.
190 */
191#define SWP_TYPE_FIRST_BIT (_PAGE_BIT_PROTNONE + 1)
0a191362 192#define SWP_TYPE_BITS 5
00839ee3 193/* Place the offset above the type: */
ace7fab7 194#define SWP_OFFSET_FIRST_BIT (SWP_TYPE_FIRST_BIT + SWP_TYPE_BITS)
1796316a
JB
195
196#define MAX_SWAPFILES_CHECK() BUILD_BUG_ON(MAX_SWAPFILES_SHIFT > SWP_TYPE_BITS)
197
00839ee3 198#define __swp_type(x) (((x).val >> (SWP_TYPE_FIRST_BIT)) \
1796316a 199 & ((1U << SWP_TYPE_BITS) - 1))
00839ee3 200#define __swp_offset(x) ((x).val >> SWP_OFFSET_FIRST_BIT)
1796316a 201#define __swp_entry(type, offset) ((swp_entry_t) { \
00839ee3
DH
202 ((type) << (SWP_TYPE_FIRST_BIT)) \
203 | ((offset) << SWP_OFFSET_FIRST_BIT) })
7f94401e 204#define __pte_to_swp_entry(pte) ((swp_entry_t) { pte_val((pte)) })
c8e5393a 205#define __swp_entry_to_pte(x) ((pte_t) { .pte = (x).val })
1da177e4 206
7f94401e 207extern int kern_addr_valid(unsigned long addr);
31eedd82 208extern void cleanup_highmap(void);
1da177e4 209
1da177e4 210#define HAVE_ARCH_UNMAPPED_AREA
cc503c1b 211#define HAVE_ARCH_UNMAPPED_AREA_TOPDOWN
1da177e4
LT
212
213#define pgtable_cache_init() do { } while (0)
da8f153e 214#define check_pgt_cache() do { } while (0)
1da177e4
LT
215
216#define PAGE_AGP PAGE_KERNEL_NOCACHE
217#define HAVE_PAGE_AGP 1
218
219/* fs/proc/kcore.c */
220#define kc_vaddr_to_offset(v) ((v) & __VIRTUAL_MASK)
9063c61f 221#define kc_offset_to_vaddr(o) ((o) | ~__VIRTUAL_MASK)
1da177e4 222
1da177e4 223#define __HAVE_ARCH_PTE_SAME
5f6e8da7 224
fb50b020
AD
225#define vmemmap ((struct page *)VMEMMAP_START)
226
227extern void init_extra_mapping_uc(unsigned long phys, unsigned long size);
228extern void init_extra_mapping_wb(unsigned long phys, unsigned long size);
229
e585513b
KS
230#define gup_fast_permitted gup_fast_permitted
231static inline bool gup_fast_permitted(unsigned long start, int nr_pages,
232 int write)
233{
234 unsigned long len, end;
235
236 len = (unsigned long)nr_pages << PAGE_SHIFT;
237 end = start + len;
238 if (end < start)
239 return false;
240 if (end >> __VIRTUAL_MASK_SHIFT)
241 return false;
242 return true;
243}
6dd29b3d 244
e585513b 245#endif /* !__ASSEMBLY__ */
1965aae3 246#endif /* _ASM_X86_PGTABLE_64_H */