]>
Commit | Line | Data |
---|---|---|
1965aae3 PA |
1 | #ifndef _ASM_X86_PROCESSOR_H |
2 | #define _ASM_X86_PROCESSOR_H | |
c758ecf6 | 3 | |
053de044 GOC |
4 | #include <asm/processor-flags.h> |
5 | ||
683e0253 GOC |
6 | /* Forward declaration, a strange C thing */ |
7 | struct task_struct; | |
8 | struct mm_struct; | |
9fda6a06 | 9 | struct vm86; |
683e0253 | 10 | |
2f66dcc9 GOC |
11 | #include <asm/math_emu.h> |
12 | #include <asm/segment.h> | |
2f66dcc9 | 13 | #include <asm/types.h> |
decb4c41 | 14 | #include <uapi/asm/sigcontext.h> |
2f66dcc9 | 15 | #include <asm/current.h> |
cd4d09ec | 16 | #include <asm/cpufeatures.h> |
2f66dcc9 | 17 | #include <asm/page.h> |
54321d94 | 18 | #include <asm/pgtable_types.h> |
5300db88 | 19 | #include <asm/percpu.h> |
2f66dcc9 GOC |
20 | #include <asm/msr.h> |
21 | #include <asm/desc_defs.h> | |
bd61643e | 22 | #include <asm/nops.h> |
f05e798a | 23 | #include <asm/special_insns.h> |
14b9675a | 24 | #include <asm/fpu/types.h> |
4d46a89e | 25 | |
2f66dcc9 | 26 | #include <linux/personality.h> |
5300db88 | 27 | #include <linux/cache.h> |
2f66dcc9 | 28 | #include <linux/threads.h> |
5cbc19a9 | 29 | #include <linux/math64.h> |
faa4602e | 30 | #include <linux/err.h> |
f05e798a DH |
31 | #include <linux/irqflags.h> |
32 | ||
33 | /* | |
34 | * We handle most unaligned accesses in hardware. On the other hand | |
35 | * unaligned DMA can be quite expensive on some Nehalem processors. | |
36 | * | |
37 | * Based on this we disable the IP header alignment in network drivers. | |
38 | */ | |
39 | #define NET_IP_ALIGN 0 | |
c72dcf83 | 40 | |
b332828c | 41 | #define HBP_NUM 4 |
0ccb8acc GOC |
42 | /* |
43 | * Default implementation of macro that returns current | |
44 | * instruction pointer ("program counter"). | |
45 | */ | |
46 | static inline void *current_text_addr(void) | |
47 | { | |
48 | void *pc; | |
4d46a89e IM |
49 | |
50 | asm volatile("mov $1f, %0; 1:":"=r" (pc)); | |
51 | ||
0ccb8acc GOC |
52 | return pc; |
53 | } | |
54 | ||
b8c1b8ea IM |
55 | /* |
56 | * These alignment constraints are for performance in the vSMP case, | |
57 | * but in the task_struct case we must also meet hardware imposed | |
58 | * alignment requirements of the FPU state: | |
59 | */ | |
dbcb4660 | 60 | #ifdef CONFIG_X86_VSMP |
4d46a89e IM |
61 | # define ARCH_MIN_TASKALIGN (1 << INTERNODE_CACHE_SHIFT) |
62 | # define ARCH_MIN_MMSTRUCT_ALIGN (1 << INTERNODE_CACHE_SHIFT) | |
dbcb4660 | 63 | #else |
b8c1b8ea | 64 | # define ARCH_MIN_TASKALIGN __alignof__(union fpregs_state) |
4d46a89e | 65 | # define ARCH_MIN_MMSTRUCT_ALIGN 0 |
dbcb4660 GOC |
66 | #endif |
67 | ||
e0ba94f1 AS |
68 | enum tlb_infos { |
69 | ENTRIES, | |
70 | NR_INFO | |
71 | }; | |
72 | ||
73 | extern u16 __read_mostly tlb_lli_4k[NR_INFO]; | |
74 | extern u16 __read_mostly tlb_lli_2m[NR_INFO]; | |
75 | extern u16 __read_mostly tlb_lli_4m[NR_INFO]; | |
76 | extern u16 __read_mostly tlb_lld_4k[NR_INFO]; | |
77 | extern u16 __read_mostly tlb_lld_2m[NR_INFO]; | |
78 | extern u16 __read_mostly tlb_lld_4m[NR_INFO]; | |
dd360393 | 79 | extern u16 __read_mostly tlb_lld_1g[NR_INFO]; |
c4211f42 | 80 | |
5300db88 GOC |
81 | /* |
82 | * CPU type and hardware bug flags. Kept separately for each CPU. | |
83 | * Members of this structure are referenced in head.S, so think twice | |
84 | * before touching them. [mj] | |
85 | */ | |
86 | ||
87 | struct cpuinfo_x86 { | |
4d46a89e IM |
88 | __u8 x86; /* CPU family */ |
89 | __u8 x86_vendor; /* CPU vendor */ | |
90 | __u8 x86_model; | |
91 | __u8 x86_mask; | |
5300db88 | 92 | #ifdef CONFIG_X86_32 |
4d46a89e IM |
93 | char wp_works_ok; /* It doesn't on 386's */ |
94 | ||
95 | /* Problems on some 486Dx4's and old 386's: */ | |
4d46a89e | 96 | char rfu; |
4d46a89e | 97 | char pad0; |
60e019eb | 98 | char pad1; |
5300db88 | 99 | #else |
4d46a89e | 100 | /* Number of 4K pages in DTLB/ITLB combined(in pages): */ |
b1882e68 | 101 | int x86_tlbsize; |
13c6c532 | 102 | #endif |
4d46a89e IM |
103 | __u8 x86_virt_bits; |
104 | __u8 x86_phys_bits; | |
105 | /* CPUID returned core id bits: */ | |
106 | __u8 x86_coreid_bits; | |
107 | /* Max extended CPUID function supported: */ | |
108 | __u32 extended_cpuid_level; | |
4d46a89e IM |
109 | /* Maximum supported CPUID level, -1=no CPUID: */ |
110 | int cpuid_level; | |
65fc985b | 111 | __u32 x86_capability[NCAPINTS + NBUGINTS]; |
4d46a89e IM |
112 | char x86_vendor_id[16]; |
113 | char x86_model_id[64]; | |
114 | /* in KB - valid for CPUS which support this call: */ | |
115 | int x86_cache_size; | |
116 | int x86_cache_alignment; /* In bytes */ | |
cbc82b17 PWJ |
117 | /* Cache QoS architectural values: */ |
118 | int x86_cache_max_rmid; /* max index */ | |
119 | int x86_cache_occ_scale; /* scale to bytes */ | |
4d46a89e IM |
120 | int x86_power; |
121 | unsigned long loops_per_jiffy; | |
4d46a89e IM |
122 | /* cpuid returned max cores value: */ |
123 | u16 x86_max_cores; | |
124 | u16 apicid; | |
01aaea1a | 125 | u16 initial_apicid; |
4d46a89e | 126 | u16 x86_clflush_size; |
4d46a89e IM |
127 | /* number of cores as seen by the OS: */ |
128 | u16 booted_cores; | |
129 | /* Physical processor id: */ | |
130 | u16 phys_proc_id; | |
1f12e32f TG |
131 | /* Logical processor id: */ |
132 | u16 logical_proc_id; | |
4d46a89e IM |
133 | /* Core id: */ |
134 | u16 cpu_core_id; | |
135 | /* Index into per_cpu list: */ | |
136 | u16 cpu_index; | |
506ed6b5 | 137 | u32 microcode; |
2c773dd3 | 138 | }; |
5300db88 | 139 | |
4d46a89e IM |
140 | #define X86_VENDOR_INTEL 0 |
141 | #define X86_VENDOR_CYRIX 1 | |
142 | #define X86_VENDOR_AMD 2 | |
143 | #define X86_VENDOR_UMC 3 | |
4d46a89e IM |
144 | #define X86_VENDOR_CENTAUR 5 |
145 | #define X86_VENDOR_TRANSMETA 7 | |
146 | #define X86_VENDOR_NSC 8 | |
147 | #define X86_VENDOR_NUM 9 | |
148 | ||
149 | #define X86_VENDOR_UNKNOWN 0xff | |
5300db88 | 150 | |
1a53905a GOC |
151 | /* |
152 | * capabilities of CPUs | |
153 | */ | |
4d46a89e IM |
154 | extern struct cpuinfo_x86 boot_cpu_data; |
155 | extern struct cpuinfo_x86 new_cpu_data; | |
156 | ||
157 | extern struct tss_struct doublefault_tss; | |
3e0c3737 YL |
158 | extern __u32 cpu_caps_cleared[NCAPINTS]; |
159 | extern __u32 cpu_caps_set[NCAPINTS]; | |
5300db88 GOC |
160 | |
161 | #ifdef CONFIG_SMP | |
2c773dd3 | 162 | DECLARE_PER_CPU_READ_MOSTLY(struct cpuinfo_x86, cpu_info); |
5300db88 | 163 | #define cpu_data(cpu) per_cpu(cpu_info, cpu) |
5300db88 | 164 | #else |
7b543a53 | 165 | #define cpu_info boot_cpu_data |
5300db88 | 166 | #define cpu_data(cpu) boot_cpu_data |
5300db88 GOC |
167 | #endif |
168 | ||
1c6c727d JS |
169 | extern const struct seq_operations cpuinfo_op; |
170 | ||
4d46a89e IM |
171 | #define cache_line_size() (boot_cpu_data.x86_cache_alignment) |
172 | ||
173 | extern void cpu_detect(struct cpuinfo_x86 *c); | |
1a53905a | 174 | |
f580366f | 175 | extern void early_cpu_init(void); |
1a53905a GOC |
176 | extern void identify_boot_cpu(void); |
177 | extern void identify_secondary_cpu(struct cpuinfo_x86 *); | |
5300db88 | 178 | extern void print_cpu_info(struct cpuinfo_x86 *); |
21c3fcf3 | 179 | void print_cpu_msr(struct cpuinfo_x86 *); |
5300db88 GOC |
180 | extern void init_scattered_cpuid_features(struct cpuinfo_x86 *c); |
181 | extern unsigned int init_intel_cacheinfo(struct cpuinfo_x86 *c); | |
04a15418 | 182 | extern void init_amd_cacheinfo(struct cpuinfo_x86 *c); |
5300db88 | 183 | |
bbb65d2d | 184 | extern void detect_extended_topology(struct cpuinfo_x86 *c); |
1a53905a | 185 | extern void detect_ht(struct cpuinfo_x86 *c); |
1a53905a | 186 | |
d288e1cf FY |
187 | #ifdef CONFIG_X86_32 |
188 | extern int have_cpuid_p(void); | |
189 | #else | |
190 | static inline int have_cpuid_p(void) | |
191 | { | |
192 | return 1; | |
193 | } | |
194 | #endif | |
c758ecf6 | 195 | static inline void native_cpuid(unsigned int *eax, unsigned int *ebx, |
4d46a89e | 196 | unsigned int *ecx, unsigned int *edx) |
c758ecf6 GOC |
197 | { |
198 | /* ecx is often an input as well as an output. */ | |
45a94d7c | 199 | asm volatile("cpuid" |
cca2e6f8 JP |
200 | : "=a" (*eax), |
201 | "=b" (*ebx), | |
202 | "=c" (*ecx), | |
203 | "=d" (*edx) | |
506ed6b5 AK |
204 | : "0" (*eax), "2" (*ecx) |
205 | : "memory"); | |
c758ecf6 GOC |
206 | } |
207 | ||
c72dcf83 GOC |
208 | static inline void load_cr3(pgd_t *pgdir) |
209 | { | |
210 | write_cr3(__pa(pgdir)); | |
211 | } | |
c758ecf6 | 212 | |
ca241c75 GOC |
213 | #ifdef CONFIG_X86_32 |
214 | /* This is the TSS defined by the hardware. */ | |
215 | struct x86_hw_tss { | |
4d46a89e IM |
216 | unsigned short back_link, __blh; |
217 | unsigned long sp0; | |
218 | unsigned short ss0, __ss0h; | |
cf9328cc | 219 | unsigned long sp1; |
76e4c490 AL |
220 | |
221 | /* | |
cf9328cc AL |
222 | * We don't use ring 1, so ss1 is a convenient scratch space in |
223 | * the same cacheline as sp0. We use ss1 to cache the value in | |
224 | * MSR_IA32_SYSENTER_CS. When we context switch | |
225 | * MSR_IA32_SYSENTER_CS, we first check if the new value being | |
226 | * written matches ss1, and, if it's not, then we wrmsr the new | |
227 | * value and update ss1. | |
76e4c490 | 228 | * |
cf9328cc AL |
229 | * The only reason we context switch MSR_IA32_SYSENTER_CS is |
230 | * that we set it to zero in vm86 tasks to avoid corrupting the | |
231 | * stack if we were to go through the sysenter path from vm86 | |
232 | * mode. | |
76e4c490 | 233 | */ |
76e4c490 AL |
234 | unsigned short ss1; /* MSR_IA32_SYSENTER_CS */ |
235 | ||
236 | unsigned short __ss1h; | |
4d46a89e IM |
237 | unsigned long sp2; |
238 | unsigned short ss2, __ss2h; | |
239 | unsigned long __cr3; | |
240 | unsigned long ip; | |
241 | unsigned long flags; | |
242 | unsigned long ax; | |
243 | unsigned long cx; | |
244 | unsigned long dx; | |
245 | unsigned long bx; | |
246 | unsigned long sp; | |
247 | unsigned long bp; | |
248 | unsigned long si; | |
249 | unsigned long di; | |
250 | unsigned short es, __esh; | |
251 | unsigned short cs, __csh; | |
252 | unsigned short ss, __ssh; | |
253 | unsigned short ds, __dsh; | |
254 | unsigned short fs, __fsh; | |
255 | unsigned short gs, __gsh; | |
256 | unsigned short ldt, __ldth; | |
257 | unsigned short trace; | |
258 | unsigned short io_bitmap_base; | |
259 | ||
ca241c75 GOC |
260 | } __attribute__((packed)); |
261 | #else | |
262 | struct x86_hw_tss { | |
4d46a89e IM |
263 | u32 reserved1; |
264 | u64 sp0; | |
265 | u64 sp1; | |
266 | u64 sp2; | |
267 | u64 reserved2; | |
268 | u64 ist[7]; | |
269 | u32 reserved3; | |
270 | u32 reserved4; | |
271 | u16 reserved5; | |
272 | u16 io_bitmap_base; | |
273 | ||
ca241c75 GOC |
274 | } __attribute__((packed)) ____cacheline_aligned; |
275 | #endif | |
276 | ||
277 | /* | |
4d46a89e | 278 | * IO-bitmap sizes: |
ca241c75 | 279 | */ |
4d46a89e IM |
280 | #define IO_BITMAP_BITS 65536 |
281 | #define IO_BITMAP_BYTES (IO_BITMAP_BITS/8) | |
282 | #define IO_BITMAP_LONGS (IO_BITMAP_BYTES/sizeof(long)) | |
283 | #define IO_BITMAP_OFFSET offsetof(struct tss_struct, io_bitmap) | |
284 | #define INVALID_IO_BITMAP_OFFSET 0x8000 | |
ca241c75 GOC |
285 | |
286 | struct tss_struct { | |
4d46a89e IM |
287 | /* |
288 | * The hardware state: | |
289 | */ | |
290 | struct x86_hw_tss x86_tss; | |
ca241c75 GOC |
291 | |
292 | /* | |
293 | * The extra 1 is there because the CPU will access an | |
294 | * additional byte beyond the end of the IO permission | |
295 | * bitmap. The extra byte must be all 1 bits, and must | |
296 | * be within the limit. | |
297 | */ | |
4d46a89e | 298 | unsigned long io_bitmap[IO_BITMAP_LONGS + 1]; |
4d46a89e | 299 | |
6dcc9414 | 300 | #ifdef CONFIG_X86_32 |
ca241c75 | 301 | /* |
2a41aa4f | 302 | * Space for the temporary SYSENTER stack. |
ca241c75 | 303 | */ |
2a41aa4f | 304 | unsigned long SYSENTER_stack_canary; |
d828c71f | 305 | unsigned long SYSENTER_stack[64]; |
6dcc9414 | 306 | #endif |
4d46a89e | 307 | |
84e65b0a | 308 | } ____cacheline_aligned; |
ca241c75 | 309 | |
24933b82 | 310 | DECLARE_PER_CPU_SHARED_ALIGNED(struct tss_struct, cpu_tss); |
ca241c75 | 311 | |
a7fcf28d AL |
312 | #ifdef CONFIG_X86_32 |
313 | DECLARE_PER_CPU(unsigned long, cpu_current_top_of_stack); | |
314 | #endif | |
315 | ||
4d46a89e IM |
316 | /* |
317 | * Save the original ist values for checking stack pointers during debugging | |
318 | */ | |
1a53905a | 319 | struct orig_ist { |
4d46a89e | 320 | unsigned long ist[7]; |
1a53905a GOC |
321 | }; |
322 | ||
fe676203 | 323 | #ifdef CONFIG_X86_64 |
2f66dcc9 | 324 | DECLARE_PER_CPU(struct orig_ist, orig_ist); |
26f80bd6 | 325 | |
947e76cd BG |
326 | union irq_stack_union { |
327 | char irq_stack[IRQ_STACK_SIZE]; | |
328 | /* | |
329 | * GCC hardcodes the stack canary as %gs:40. Since the | |
330 | * irq_stack is the object at %gs:0, we reserve the bottom | |
331 | * 48 bytes of the irq stack for the canary. | |
332 | */ | |
333 | struct { | |
334 | char gs_base[40]; | |
335 | unsigned long stack_canary; | |
336 | }; | |
337 | }; | |
338 | ||
277d5b40 | 339 | DECLARE_PER_CPU_FIRST(union irq_stack_union, irq_stack_union) __visible; |
2add8e23 BG |
340 | DECLARE_INIT_PER_CPU(irq_stack_union); |
341 | ||
26f80bd6 | 342 | DECLARE_PER_CPU(char *, irq_stack_ptr); |
9766cdbc | 343 | DECLARE_PER_CPU(unsigned int, irq_count); |
9766cdbc | 344 | extern asmlinkage void ignore_sysret(void); |
60a5317f TH |
345 | #else /* X86_64 */ |
346 | #ifdef CONFIG_CC_STACKPROTECTOR | |
1ea0d14e JF |
347 | /* |
348 | * Make sure stack canary segment base is cached-aligned: | |
349 | * "For Intel Atom processors, avoid non zero segment base address | |
350 | * that is not aligned to cache line boundary at all cost." | |
351 | * (Optim Ref Manual Assembly/Compiler Coding Rule 15.) | |
352 | */ | |
353 | struct stack_canary { | |
354 | char __pad[20]; /* canary at %gs:20 */ | |
355 | unsigned long canary; | |
356 | }; | |
53f82452 | 357 | DECLARE_PER_CPU_ALIGNED(struct stack_canary, stack_canary); |
96a388de | 358 | #endif |
198d208d SR |
359 | /* |
360 | * per-CPU IRQ handling stacks | |
361 | */ | |
362 | struct irq_stack { | |
363 | u32 stack[THREAD_SIZE/sizeof(u32)]; | |
364 | } __aligned(THREAD_SIZE); | |
365 | ||
366 | DECLARE_PER_CPU(struct irq_stack *, hardirq_stack); | |
367 | DECLARE_PER_CPU(struct irq_stack *, softirq_stack); | |
60a5317f | 368 | #endif /* X86_64 */ |
c758ecf6 | 369 | |
bf15a8cf | 370 | extern unsigned int fpu_kernel_xstate_size; |
a1141e0b | 371 | extern unsigned int fpu_user_xstate_size; |
683e0253 | 372 | |
24f1e32c FW |
373 | struct perf_event; |
374 | ||
13d4ea09 AL |
375 | typedef struct { |
376 | unsigned long seg; | |
377 | } mm_segment_t; | |
378 | ||
cb38d377 | 379 | struct thread_struct { |
4d46a89e IM |
380 | /* Cached TLS descriptors: */ |
381 | struct desc_struct tls_array[GDT_ENTRY_TLS_ENTRIES]; | |
382 | unsigned long sp0; | |
383 | unsigned long sp; | |
cb38d377 | 384 | #ifdef CONFIG_X86_32 |
4d46a89e | 385 | unsigned long sysenter_cs; |
cb38d377 | 386 | #else |
4d46a89e IM |
387 | unsigned short es; |
388 | unsigned short ds; | |
389 | unsigned short fsindex; | |
390 | unsigned short gsindex; | |
cb38d377 | 391 | #endif |
d756f4ad | 392 | #ifdef CONFIG_X86_64 |
296f781a AL |
393 | unsigned long fsbase; |
394 | unsigned long gsbase; | |
395 | #else | |
396 | /* | |
397 | * XXX: this could presumably be unsigned short. Alternatively, | |
398 | * 32-bit kernels could be taught to use fsindex instead. | |
399 | */ | |
400 | unsigned long fs; | |
401 | unsigned long gs; | |
d756f4ad | 402 | #endif |
c5bedc68 | 403 | |
24f1e32c FW |
404 | /* Save middle states of ptrace breakpoints */ |
405 | struct perf_event *ptrace_bps[HBP_NUM]; | |
406 | /* Debug status used for traps, single steps, etc... */ | |
407 | unsigned long debugreg6; | |
326264a0 FW |
408 | /* Keep track of the exact dr7 value set by the user */ |
409 | unsigned long ptrace_dr7; | |
4d46a89e IM |
410 | /* Fault info: */ |
411 | unsigned long cr2; | |
51e7dc70 | 412 | unsigned long trap_nr; |
4d46a89e | 413 | unsigned long error_code; |
9fda6a06 | 414 | #ifdef CONFIG_VM86 |
4d46a89e | 415 | /* Virtual 86 mode info */ |
9fda6a06 | 416 | struct vm86 *vm86; |
cb38d377 | 417 | #endif |
4d46a89e IM |
418 | /* IO permissions: */ |
419 | unsigned long *io_bitmap_ptr; | |
420 | unsigned long iopl; | |
421 | /* Max allowed port in the bitmap, in bytes: */ | |
422 | unsigned io_bitmap_max; | |
0c8c0f03 | 423 | |
13d4ea09 AL |
424 | mm_segment_t addr_limit; |
425 | ||
2a53ccbc | 426 | unsigned int sig_on_uaccess_err:1; |
dfa9a942 AL |
427 | unsigned int uaccess_err:1; /* uaccess failed */ |
428 | ||
0c8c0f03 DH |
429 | /* Floating point and extended processor state */ |
430 | struct fpu fpu; | |
431 | /* | |
432 | * WARNING: 'fpu' is dynamically-sized. It *MUST* be at | |
433 | * the end. | |
434 | */ | |
cb38d377 GOC |
435 | }; |
436 | ||
62d7d7ed GOC |
437 | /* |
438 | * Set IOPL bits in EFLAGS from given mask | |
439 | */ | |
440 | static inline void native_set_iopl_mask(unsigned mask) | |
441 | { | |
442 | #ifdef CONFIG_X86_32 | |
443 | unsigned int reg; | |
4d46a89e | 444 | |
cca2e6f8 JP |
445 | asm volatile ("pushfl;" |
446 | "popl %0;" | |
447 | "andl %1, %0;" | |
448 | "orl %2, %0;" | |
449 | "pushl %0;" | |
450 | "popfl" | |
451 | : "=&r" (reg) | |
452 | : "i" (~X86_EFLAGS_IOPL), "r" (mask)); | |
62d7d7ed GOC |
453 | #endif |
454 | } | |
455 | ||
4d46a89e IM |
456 | static inline void |
457 | native_load_sp0(struct tss_struct *tss, struct thread_struct *thread) | |
7818a1e0 GOC |
458 | { |
459 | tss->x86_tss.sp0 = thread->sp0; | |
460 | #ifdef CONFIG_X86_32 | |
4d46a89e | 461 | /* Only happens when SEP is enabled, no need to test "SEP"arately: */ |
7818a1e0 GOC |
462 | if (unlikely(tss->x86_tss.ss1 != thread->sysenter_cs)) { |
463 | tss->x86_tss.ss1 = thread->sysenter_cs; | |
464 | wrmsr(MSR_IA32_SYSENTER_CS, thread->sysenter_cs, 0); | |
465 | } | |
466 | #endif | |
467 | } | |
1b46cbe0 | 468 | |
e801f864 GOC |
469 | static inline void native_swapgs(void) |
470 | { | |
471 | #ifdef CONFIG_X86_64 | |
472 | asm volatile("swapgs" ::: "memory"); | |
473 | #endif | |
474 | } | |
475 | ||
a7fcf28d | 476 | static inline unsigned long current_top_of_stack(void) |
8ef46a67 | 477 | { |
a7fcf28d | 478 | #ifdef CONFIG_X86_64 |
24933b82 | 479 | return this_cpu_read_stable(cpu_tss.x86_tss.sp0); |
a7fcf28d AL |
480 | #else |
481 | /* sp0 on x86_32 is special in and around vm86 mode. */ | |
482 | return this_cpu_read_stable(cpu_current_top_of_stack); | |
483 | #endif | |
8ef46a67 AL |
484 | } |
485 | ||
7818a1e0 GOC |
486 | #ifdef CONFIG_PARAVIRT |
487 | #include <asm/paravirt.h> | |
488 | #else | |
4d46a89e | 489 | #define __cpuid native_cpuid |
1b46cbe0 | 490 | |
cca2e6f8 JP |
491 | static inline void load_sp0(struct tss_struct *tss, |
492 | struct thread_struct *thread) | |
7818a1e0 GOC |
493 | { |
494 | native_load_sp0(tss, thread); | |
495 | } | |
496 | ||
62d7d7ed | 497 | #define set_iopl_mask native_set_iopl_mask |
1b46cbe0 GOC |
498 | #endif /* CONFIG_PARAVIRT */ |
499 | ||
683e0253 GOC |
500 | /* Free all resources held by a thread. */ |
501 | extern void release_thread(struct task_struct *); | |
502 | ||
683e0253 | 503 | unsigned long get_wchan(struct task_struct *p); |
c758ecf6 GOC |
504 | |
505 | /* | |
506 | * Generic CPUID function | |
507 | * clear %ecx since some cpus (Cyrix MII) do not set or clear %ecx | |
508 | * resulting in stale register contents being returned. | |
509 | */ | |
510 | static inline void cpuid(unsigned int op, | |
511 | unsigned int *eax, unsigned int *ebx, | |
512 | unsigned int *ecx, unsigned int *edx) | |
513 | { | |
514 | *eax = op; | |
515 | *ecx = 0; | |
516 | __cpuid(eax, ebx, ecx, edx); | |
517 | } | |
518 | ||
519 | /* Some CPUID calls want 'count' to be placed in ecx */ | |
520 | static inline void cpuid_count(unsigned int op, int count, | |
521 | unsigned int *eax, unsigned int *ebx, | |
522 | unsigned int *ecx, unsigned int *edx) | |
523 | { | |
524 | *eax = op; | |
525 | *ecx = count; | |
526 | __cpuid(eax, ebx, ecx, edx); | |
527 | } | |
528 | ||
529 | /* | |
530 | * CPUID functions returning a single datum | |
531 | */ | |
532 | static inline unsigned int cpuid_eax(unsigned int op) | |
533 | { | |
534 | unsigned int eax, ebx, ecx, edx; | |
535 | ||
536 | cpuid(op, &eax, &ebx, &ecx, &edx); | |
4d46a89e | 537 | |
c758ecf6 GOC |
538 | return eax; |
539 | } | |
4d46a89e | 540 | |
c758ecf6 GOC |
541 | static inline unsigned int cpuid_ebx(unsigned int op) |
542 | { | |
543 | unsigned int eax, ebx, ecx, edx; | |
544 | ||
545 | cpuid(op, &eax, &ebx, &ecx, &edx); | |
4d46a89e | 546 | |
c758ecf6 GOC |
547 | return ebx; |
548 | } | |
4d46a89e | 549 | |
c758ecf6 GOC |
550 | static inline unsigned int cpuid_ecx(unsigned int op) |
551 | { | |
552 | unsigned int eax, ebx, ecx, edx; | |
553 | ||
554 | cpuid(op, &eax, &ebx, &ecx, &edx); | |
4d46a89e | 555 | |
c758ecf6 GOC |
556 | return ecx; |
557 | } | |
4d46a89e | 558 | |
c758ecf6 GOC |
559 | static inline unsigned int cpuid_edx(unsigned int op) |
560 | { | |
561 | unsigned int eax, ebx, ecx, edx; | |
562 | ||
563 | cpuid(op, &eax, &ebx, &ecx, &edx); | |
4d46a89e | 564 | |
c758ecf6 GOC |
565 | return edx; |
566 | } | |
567 | ||
683e0253 | 568 | /* REP NOP (PAUSE) is a good thing to insert into busy-wait loops. */ |
0b101e62 | 569 | static __always_inline void rep_nop(void) |
683e0253 | 570 | { |
cca2e6f8 | 571 | asm volatile("rep; nop" ::: "memory"); |
683e0253 GOC |
572 | } |
573 | ||
0b101e62 | 574 | static __always_inline void cpu_relax(void) |
4d46a89e IM |
575 | { |
576 | rep_nop(); | |
577 | } | |
578 | ||
3a6bfbc9 DB |
579 | #define cpu_relax_lowlatency() cpu_relax() |
580 | ||
5367b688 | 581 | /* Stop speculative execution and prefetching of modified code. */ |
683e0253 GOC |
582 | static inline void sync_core(void) |
583 | { | |
584 | int tmp; | |
4d46a89e | 585 | |
eb068e78 | 586 | #ifdef CONFIG_M486 |
45c39fb0 PA |
587 | /* |
588 | * Do a CPUID if available, otherwise do a jump. The jump | |
589 | * can conveniently enough be the jump around CPUID. | |
590 | */ | |
591 | asm volatile("cmpl %2,%1\n\t" | |
592 | "jl 1f\n\t" | |
593 | "cpuid\n" | |
594 | "1:" | |
595 | : "=a" (tmp) | |
596 | : "rm" (boot_cpu_data.cpuid_level), "ri" (0), "0" (1) | |
597 | : "ebx", "ecx", "edx", "memory"); | |
598 | #else | |
599 | /* | |
600 | * CPUID is a barrier to speculative execution. | |
601 | * Prefetched instructions are automatically | |
602 | * invalidated when modified. | |
603 | */ | |
604 | asm volatile("cpuid" | |
605 | : "=a" (tmp) | |
606 | : "0" (1) | |
607 | : "ebx", "ecx", "edx", "memory"); | |
5367b688 | 608 | #endif |
683e0253 GOC |
609 | } |
610 | ||
683e0253 | 611 | extern void select_idle_routine(const struct cpuinfo_x86 *c); |
02c68a02 | 612 | extern void init_amd_e400_c1e_mask(void); |
683e0253 | 613 | |
4d46a89e | 614 | extern unsigned long boot_option_idle_override; |
02c68a02 | 615 | extern bool amd_e400_c1e_detected; |
683e0253 | 616 | |
d1896049 | 617 | enum idle_boot_override {IDLE_NO_OVERRIDE=0, IDLE_HALT, IDLE_NOMWAIT, |
69fb3676 | 618 | IDLE_POLL}; |
d1896049 | 619 | |
1a53905a GOC |
620 | extern void enable_sep_cpu(void); |
621 | extern int sysenter_setup(void); | |
622 | ||
29c84391 | 623 | extern void early_trap_init(void); |
8170e6be | 624 | void early_trap_pf_init(void); |
29c84391 | 625 | |
1a53905a | 626 | /* Defined in head.S */ |
4d46a89e | 627 | extern struct desc_ptr early_gdt_descr; |
1a53905a GOC |
628 | |
629 | extern void cpu_set_gdt(int); | |
552be871 | 630 | extern void switch_to_new_gdt(int); |
11e3a840 | 631 | extern void load_percpu_segment(int); |
1a53905a | 632 | extern void cpu_init(void); |
1a53905a | 633 | |
c2724775 MM |
634 | static inline unsigned long get_debugctlmsr(void) |
635 | { | |
ea8e61b7 | 636 | unsigned long debugctlmsr = 0; |
c2724775 MM |
637 | |
638 | #ifndef CONFIG_X86_DEBUGCTLMSR | |
639 | if (boot_cpu_data.x86 < 6) | |
640 | return 0; | |
641 | #endif | |
642 | rdmsrl(MSR_IA32_DEBUGCTLMSR, debugctlmsr); | |
643 | ||
ea8e61b7 | 644 | return debugctlmsr; |
c2724775 MM |
645 | } |
646 | ||
5b0e5084 JB |
647 | static inline void update_debugctlmsr(unsigned long debugctlmsr) |
648 | { | |
649 | #ifndef CONFIG_X86_DEBUGCTLMSR | |
650 | if (boot_cpu_data.x86 < 6) | |
651 | return; | |
652 | #endif | |
653 | wrmsrl(MSR_IA32_DEBUGCTLMSR, debugctlmsr); | |
654 | } | |
655 | ||
9bd1190a ON |
656 | extern void set_task_blockstep(struct task_struct *task, bool on); |
657 | ||
4d46a89e IM |
658 | /* Boot loader type from the setup header: */ |
659 | extern int bootloader_type; | |
5031296c | 660 | extern int bootloader_version; |
1a53905a | 661 | |
4d46a89e | 662 | extern char ignore_fpu_irq; |
683e0253 GOC |
663 | |
664 | #define HAVE_ARCH_PICK_MMAP_LAYOUT 1 | |
665 | #define ARCH_HAS_PREFETCHW | |
666 | #define ARCH_HAS_SPINLOCK_PREFETCH | |
667 | ||
ae2e15eb | 668 | #ifdef CONFIG_X86_32 |
a930dc45 | 669 | # define BASE_PREFETCH "" |
4d46a89e | 670 | # define ARCH_HAS_PREFETCH |
ae2e15eb | 671 | #else |
a930dc45 | 672 | # define BASE_PREFETCH "prefetcht0 %P1" |
ae2e15eb GOC |
673 | #endif |
674 | ||
4d46a89e IM |
675 | /* |
676 | * Prefetch instructions for Pentium III (+) and AMD Athlon (+) | |
677 | * | |
678 | * It's not worth to care about 3dnow prefetches for the K6 | |
679 | * because they are microcoded there and very slow. | |
680 | */ | |
ae2e15eb GOC |
681 | static inline void prefetch(const void *x) |
682 | { | |
a930dc45 | 683 | alternative_input(BASE_PREFETCH, "prefetchnta %P1", |
ae2e15eb | 684 | X86_FEATURE_XMM, |
a930dc45 | 685 | "m" (*(const char *)x)); |
ae2e15eb GOC |
686 | } |
687 | ||
4d46a89e IM |
688 | /* |
689 | * 3dnow prefetch to get an exclusive cache line. | |
690 | * Useful for spinlocks to avoid one state transition in the | |
691 | * cache coherency protocol: | |
692 | */ | |
ae2e15eb GOC |
693 | static inline void prefetchw(const void *x) |
694 | { | |
a930dc45 BP |
695 | alternative_input(BASE_PREFETCH, "prefetchw %P1", |
696 | X86_FEATURE_3DNOWPREFETCH, | |
697 | "m" (*(const char *)x)); | |
ae2e15eb GOC |
698 | } |
699 | ||
4d46a89e IM |
700 | static inline void spin_lock_prefetch(const void *x) |
701 | { | |
702 | prefetchw(x); | |
703 | } | |
704 | ||
d9e05cc5 AL |
705 | #define TOP_OF_INIT_STACK ((unsigned long)&init_stack + sizeof(init_stack) - \ |
706 | TOP_OF_KERNEL_STACK_PADDING) | |
707 | ||
2f66dcc9 GOC |
708 | #ifdef CONFIG_X86_32 |
709 | /* | |
710 | * User space process size: 3GB (default). | |
711 | */ | |
4d46a89e | 712 | #define TASK_SIZE PAGE_OFFSET |
d9517346 | 713 | #define TASK_SIZE_MAX TASK_SIZE |
4d46a89e IM |
714 | #define STACK_TOP TASK_SIZE |
715 | #define STACK_TOP_MAX STACK_TOP | |
716 | ||
717 | #define INIT_THREAD { \ | |
d9e05cc5 | 718 | .sp0 = TOP_OF_INIT_STACK, \ |
4d46a89e IM |
719 | .sysenter_cs = __KERNEL_CS, \ |
720 | .io_bitmap_ptr = NULL, \ | |
13d4ea09 | 721 | .addr_limit = KERNEL_DS, \ |
2f66dcc9 GOC |
722 | } |
723 | ||
2f66dcc9 | 724 | /* |
5c39403e | 725 | * TOP_OF_KERNEL_STACK_PADDING reserves 8 bytes on top of the ring0 stack. |
2f66dcc9 | 726 | * This is necessary to guarantee that the entire "struct pt_regs" |
b595076a | 727 | * is accessible even if the CPU haven't stored the SS/ESP registers |
2f66dcc9 GOC |
728 | * on the stack (interrupt gate does not save these registers |
729 | * when switching to the same priv ring). | |
730 | * Therefore beware: accessing the ss/esp fields of the | |
731 | * "struct pt_regs" is possible, but they may contain the | |
732 | * completely wrong values. | |
733 | */ | |
5c39403e DV |
734 | #define task_pt_regs(task) \ |
735 | ({ \ | |
736 | unsigned long __ptr = (unsigned long)task_stack_page(task); \ | |
737 | __ptr += THREAD_SIZE - TOP_OF_KERNEL_STACK_PADDING; \ | |
738 | ((struct pt_regs *)__ptr) - 1; \ | |
2f66dcc9 GOC |
739 | }) |
740 | ||
4d46a89e | 741 | #define KSTK_ESP(task) (task_pt_regs(task)->sp) |
2f66dcc9 GOC |
742 | |
743 | #else | |
744 | /* | |
07114f0f AL |
745 | * User space process size. 47bits minus one guard page. The guard |
746 | * page is necessary on Intel CPUs: if a SYSCALL instruction is at | |
747 | * the highest possible canonical userspace address, then that | |
748 | * syscall will enter the kernel with a non-canonical return | |
749 | * address, and SYSRET will explode dangerously. We avoid this | |
750 | * particular problem by preventing anything from being mapped | |
751 | * at the maximum canonical address. | |
2f66dcc9 | 752 | */ |
d9517346 | 753 | #define TASK_SIZE_MAX ((1UL << 47) - PAGE_SIZE) |
2f66dcc9 GOC |
754 | |
755 | /* This decides where the kernel will search for a free chunk of vm | |
756 | * space during mmap's. | |
757 | */ | |
4d46a89e IM |
758 | #define IA32_PAGE_OFFSET ((current->personality & ADDR_LIMIT_3GB) ? \ |
759 | 0xc0000000 : 0xFFFFe000) | |
2f66dcc9 | 760 | |
6bd33008 | 761 | #define TASK_SIZE (test_thread_flag(TIF_ADDR32) ? \ |
d9517346 | 762 | IA32_PAGE_OFFSET : TASK_SIZE_MAX) |
6bd33008 | 763 | #define TASK_SIZE_OF(child) ((test_tsk_thread_flag(child, TIF_ADDR32)) ? \ |
d9517346 | 764 | IA32_PAGE_OFFSET : TASK_SIZE_MAX) |
2f66dcc9 | 765 | |
922a70d3 | 766 | #define STACK_TOP TASK_SIZE |
d9517346 | 767 | #define STACK_TOP_MAX TASK_SIZE_MAX |
922a70d3 | 768 | |
13d4ea09 AL |
769 | #define INIT_THREAD { \ |
770 | .sp0 = TOP_OF_INIT_STACK, \ | |
771 | .addr_limit = KERNEL_DS, \ | |
2f66dcc9 GOC |
772 | } |
773 | ||
4d46a89e | 774 | #define task_pt_regs(tsk) ((struct pt_regs *)(tsk)->thread.sp0 - 1) |
89240ba0 | 775 | extern unsigned long KSTK_ESP(struct task_struct *task); |
d046ff8b | 776 | |
2f66dcc9 GOC |
777 | #endif /* CONFIG_X86_64 */ |
778 | ||
ffcb043b BG |
779 | extern unsigned long thread_saved_pc(struct task_struct *tsk); |
780 | ||
513ad84b IM |
781 | extern void start_thread(struct pt_regs *regs, unsigned long new_ip, |
782 | unsigned long new_sp); | |
783 | ||
4d46a89e IM |
784 | /* |
785 | * This decides where the kernel will search for a free chunk of vm | |
683e0253 GOC |
786 | * space during mmap's. |
787 | */ | |
788 | #define TASK_UNMAPPED_BASE (PAGE_ALIGN(TASK_SIZE / 3)) | |
789 | ||
4d46a89e | 790 | #define KSTK_EIP(task) (task_pt_regs(task)->ip) |
683e0253 | 791 | |
529e25f6 EB |
792 | /* Get/set a process' ability to use the timestamp counter instruction */ |
793 | #define GET_TSC_CTL(adr) get_tsc_mode((adr)) | |
794 | #define SET_TSC_CTL(val) set_tsc_mode((val)) | |
795 | ||
796 | extern int get_tsc_mode(unsigned long adr); | |
797 | extern int set_tsc_mode(unsigned int val); | |
798 | ||
fe3d197f | 799 | /* Register/unregister a process' MPX related resource */ |
46a6e0cf DH |
800 | #define MPX_ENABLE_MANAGEMENT() mpx_enable_management() |
801 | #define MPX_DISABLE_MANAGEMENT() mpx_disable_management() | |
fe3d197f DH |
802 | |
803 | #ifdef CONFIG_X86_INTEL_MPX | |
46a6e0cf DH |
804 | extern int mpx_enable_management(void); |
805 | extern int mpx_disable_management(void); | |
fe3d197f | 806 | #else |
46a6e0cf | 807 | static inline int mpx_enable_management(void) |
fe3d197f DH |
808 | { |
809 | return -EINVAL; | |
810 | } | |
46a6e0cf | 811 | static inline int mpx_disable_management(void) |
fe3d197f DH |
812 | { |
813 | return -EINVAL; | |
814 | } | |
815 | #endif /* CONFIG_X86_INTEL_MPX */ | |
816 | ||
8b84c8df | 817 | extern u16 amd_get_nb_id(int cpu); |
cc2749e4 | 818 | extern u32 amd_get_nodes_per_socket(void); |
6a812691 | 819 | |
96e39ac0 JW |
820 | static inline uint32_t hypervisor_cpuid_base(const char *sig, uint32_t leaves) |
821 | { | |
822 | uint32_t base, eax, signature[3]; | |
823 | ||
824 | for (base = 0x40000000; base < 0x40010000; base += 0x100) { | |
825 | cpuid(base, &eax, &signature[0], &signature[1], &signature[2]); | |
826 | ||
827 | if (!memcmp(sig, signature, 12) && | |
828 | (leaves == 0 || ((eax - base) >= leaves))) | |
829 | return base; | |
830 | } | |
831 | ||
832 | return 0; | |
833 | } | |
834 | ||
f05e798a DH |
835 | extern unsigned long arch_align_stack(unsigned long sp); |
836 | extern void free_init_pages(char *what, unsigned long begin, unsigned long end); | |
837 | ||
838 | void default_idle(void); | |
6a377ddc LB |
839 | #ifdef CONFIG_XEN |
840 | bool xen_set_default_idle(void); | |
841 | #else | |
842 | #define xen_set_default_idle 0 | |
843 | #endif | |
f05e798a DH |
844 | |
845 | void stop_this_cpu(void *dummy); | |
4d067d8e | 846 | void df_debug(struct pt_regs *regs, long error_code); |
1965aae3 | 847 | #endif /* _ASM_X86_PROCESSOR_H */ |