]>
Commit | Line | Data |
---|---|---|
1da177e4 LT |
1 | /* |
2 | * boot.c - Architecture-Specific Low-Level ACPI Boot Support | |
3 | * | |
4 | * Copyright (C) 2001, 2002 Paul Diefenbaugh <paul.s.diefenbaugh@intel.com> | |
5 | * Copyright (C) 2001 Jun Nakajima <jun.nakajima@intel.com> | |
6 | * | |
7 | * ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~ | |
8 | * | |
9 | * This program is free software; you can redistribute it and/or modify | |
10 | * it under the terms of the GNU General Public License as published by | |
11 | * the Free Software Foundation; either version 2 of the License, or | |
12 | * (at your option) any later version. | |
13 | * | |
14 | * This program is distributed in the hope that it will be useful, | |
15 | * but WITHOUT ANY WARRANTY; without even the implied warranty of | |
16 | * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the | |
17 | * GNU General Public License for more details. | |
18 | * | |
19 | * You should have received a copy of the GNU General Public License | |
20 | * along with this program; if not, write to the Free Software | |
21 | * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA | |
22 | * | |
23 | * ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~ | |
24 | */ | |
25 | ||
26 | #include <linux/init.h> | |
1da177e4 | 27 | #include <linux/acpi.h> |
d66bea57 | 28 | #include <linux/acpi_pmtmr.h> |
1da177e4 | 29 | #include <linux/efi.h> |
73fea175 | 30 | #include <linux/cpumask.h> |
1da177e4 | 31 | #include <linux/module.h> |
aea00143 | 32 | #include <linux/dmi.h> |
b33fa1f3 | 33 | #include <linux/irq.h> |
f0f4c343 AD |
34 | #include <linux/bootmem.h> |
35 | #include <linux/ioport.h> | |
1da177e4 LT |
36 | |
37 | #include <asm/pgtable.h> | |
38 | #include <asm/io_apic.h> | |
39 | #include <asm/apic.h> | |
183fe065 | 40 | #include <asm/genapic.h> |
1da177e4 | 41 | #include <asm/io.h> |
1da177e4 | 42 | #include <asm/mpspec.h> |
dfac2189 | 43 | #include <asm/smp.h> |
1da177e4 | 44 | |
f6bc4029 GOC |
45 | #ifdef CONFIG_X86_LOCAL_APIC |
46 | # include <mach_apic.h> | |
47 | #endif | |
48 | ||
e8924acb | 49 | static int __initdata acpi_force = 0; |
1a3f239d | 50 | |
df3bb57d AK |
51 | #ifdef CONFIG_ACPI |
52 | int acpi_disabled = 0; | |
53 | #else | |
54 | int acpi_disabled = 1; | |
55 | #endif | |
56 | EXPORT_SYMBOL(acpi_disabled); | |
57 | ||
1da177e4 LT |
58 | #ifdef CONFIG_X86_64 |
59 | ||
1da177e4 | 60 | #include <asm/proto.h> |
637029c6 | 61 | |
4be44fcd | 62 | #else /* X86 */ |
1da177e4 LT |
63 | |
64 | #ifdef CONFIG_X86_LOCAL_APIC | |
65 | #include <mach_apic.h> | |
66 | #include <mach_mpparse.h> | |
4be44fcd | 67 | #endif /* CONFIG_X86_LOCAL_APIC */ |
1da177e4 | 68 | |
4be44fcd | 69 | #endif /* X86 */ |
1da177e4 LT |
70 | |
71 | #define BAD_MADT_ENTRY(entry, end) ( \ | |
72 | (!entry) || (unsigned long)entry + sizeof(*entry) > end || \ | |
5f3b1a8b | 73 | ((struct acpi_subtable_header *)entry)->length < sizeof(*entry)) |
1da177e4 LT |
74 | |
75 | #define PREFIX "ACPI: " | |
76 | ||
90d53909 | 77 | int acpi_noirq; /* skip ACPI IRQ initialization */ |
6e4be1ff YL |
78 | int acpi_pci_disabled; /* skip ACPI PCI scan and IRQ initialization */ |
79 | EXPORT_SYMBOL(acpi_pci_disabled); | |
1da177e4 LT |
80 | int acpi_ht __initdata = 1; /* enable HT */ |
81 | ||
82 | int acpi_lapic; | |
83 | int acpi_ioapic; | |
84 | int acpi_strict; | |
1da177e4 | 85 | |
5f3b1a8b | 86 | u8 acpi_sci_flags __initdata; |
1da177e4 LT |
87 | int acpi_sci_override_gsi __initdata; |
88 | int acpi_skip_timer_override __initdata; | |
fa18f477 | 89 | int acpi_use_timer_override __initdata; |
1da177e4 LT |
90 | |
91 | #ifdef CONFIG_X86_LOCAL_APIC | |
92 | static u64 acpi_lapic_addr __initdata = APIC_DEFAULT_PHYS_BASE; | |
93 | #endif | |
94 | ||
95 | #ifndef __HAVE_ARCH_CMPXCHG | |
96 | #warning ACPI uses CMPXCHG, i486 and later hardware | |
97 | #endif | |
98 | ||
1da177e4 LT |
99 | /* -------------------------------------------------------------------------- |
100 | Boot-time Configuration | |
101 | -------------------------------------------------------------------------- */ | |
102 | ||
103 | /* | |
104 | * The default interrupt routing model is PIC (8259). This gets | |
27b46d76 | 105 | * overridden if IOAPICs are enumerated (below). |
1da177e4 | 106 | */ |
4be44fcd | 107 | enum acpi_irq_model_id acpi_irq_model = ACPI_IRQ_MODEL_PIC; |
1da177e4 | 108 | |
1da177e4 LT |
109 | |
110 | /* | |
111 | * Temporarily use the virtual area starting from FIX_IO_APIC_BASE_END, | |
112 | * to map the target physical address. The problem is that set_fixmap() | |
113 | * provides a single page, and it is possible that the page is not | |
114 | * sufficient. | |
115 | * By using this area, we can map up to MAX_IO_APICS pages temporarily, | |
116 | * i.e. until the next __va_range() call. | |
117 | * | |
118 | * Important Safety Note: The fixed I/O APIC page numbers are *subtracted* | |
119 | * from the fixed base. That's why we start at FIX_IO_APIC_BASE_END and | |
120 | * count idx down while incrementing the phys address. | |
121 | */ | |
2fdf0741 | 122 | char *__init __acpi_map_table(unsigned long phys, unsigned long size) |
1da177e4 LT |
123 | { |
124 | unsigned long base, offset, mapped_size; | |
125 | int idx; | |
126 | ||
f34fa82b YL |
127 | if (!phys || !size) |
128 | return NULL; | |
129 | ||
f361a450 | 130 | if (phys+size <= (max_low_pfn_mapped << PAGE_SHIFT)) |
4be44fcd | 131 | return __va(phys); |
1da177e4 LT |
132 | |
133 | offset = phys & (PAGE_SIZE - 1); | |
134 | mapped_size = PAGE_SIZE - offset; | |
f34fa82b | 135 | clear_fixmap(FIX_ACPI_END); |
1da177e4 LT |
136 | set_fixmap(FIX_ACPI_END, phys); |
137 | base = fix_to_virt(FIX_ACPI_END); | |
138 | ||
139 | /* | |
140 | * Most cases can be covered by the below. | |
141 | */ | |
142 | idx = FIX_ACPI_END; | |
143 | while (mapped_size < size) { | |
144 | if (--idx < FIX_ACPI_BEGIN) | |
145 | return NULL; /* cannot handle this */ | |
146 | phys += PAGE_SIZE; | |
f34fa82b | 147 | clear_fixmap(idx); |
1da177e4 LT |
148 | set_fixmap(idx, phys); |
149 | mapped_size += PAGE_SIZE; | |
150 | } | |
151 | ||
4be44fcd | 152 | return ((unsigned char *)base + offset); |
1da177e4 | 153 | } |
1da177e4 LT |
154 | |
155 | #ifdef CONFIG_PCI_MMCONFIG | |
54549391 | 156 | /* The physical address of the MMCONFIG aperture. Set from ACPI tables. */ |
15a58ed1 | 157 | struct acpi_mcfg_allocation *pci_mmcfg_config; |
54549391 GKH |
158 | int pci_mmcfg_config_num; |
159 | ||
a8172608 HS |
160 | static int acpi_mcfg_64bit_base_addr __initdata = FALSE; |
161 | ||
a726c600 JK |
162 | static int __init acpi_mcfg_oem_check(struct acpi_table_mcfg *mcfg) |
163 | { | |
164 | if (!strcmp(mcfg->header.oem_id, "SGI")) | |
165 | acpi_mcfg_64bit_base_addr = TRUE; | |
166 | ||
167 | return 0; | |
168 | } | |
169 | ||
ceb6c468 | 170 | int __init acpi_parse_mcfg(struct acpi_table_header *header) |
1da177e4 LT |
171 | { |
172 | struct acpi_table_mcfg *mcfg; | |
54549391 GKH |
173 | unsigned long i; |
174 | int config_size; | |
1da177e4 | 175 | |
ceb6c468 | 176 | if (!header) |
1da177e4 LT |
177 | return -EINVAL; |
178 | ||
ceb6c468 | 179 | mcfg = (struct acpi_table_mcfg *)header; |
1da177e4 | 180 | |
54549391 GKH |
181 | /* how many config structures do we have */ |
182 | pci_mmcfg_config_num = 0; | |
ceb6c468 | 183 | i = header->length - sizeof(struct acpi_table_mcfg); |
15a58ed1 | 184 | while (i >= sizeof(struct acpi_mcfg_allocation)) { |
54549391 | 185 | ++pci_mmcfg_config_num; |
15a58ed1 | 186 | i -= sizeof(struct acpi_mcfg_allocation); |
54549391 GKH |
187 | }; |
188 | if (pci_mmcfg_config_num == 0) { | |
189 | printk(KERN_ERR PREFIX "MMCONFIG has no entries\n"); | |
1da177e4 LT |
190 | return -ENODEV; |
191 | } | |
192 | ||
54549391 GKH |
193 | config_size = pci_mmcfg_config_num * sizeof(*pci_mmcfg_config); |
194 | pci_mmcfg_config = kmalloc(config_size, GFP_KERNEL); | |
195 | if (!pci_mmcfg_config) { | |
196 | printk(KERN_WARNING PREFIX | |
197 | "No memory for MCFG config tables\n"); | |
198 | return -ENOMEM; | |
199 | } | |
200 | ||
ad363f80 | 201 | memcpy(pci_mmcfg_config, &mcfg[1], config_size); |
a726c600 JK |
202 | |
203 | acpi_mcfg_oem_check(mcfg); | |
204 | ||
54549391 | 205 | for (i = 0; i < pci_mmcfg_config_num; ++i) { |
a726c600 JK |
206 | if ((pci_mmcfg_config[i].address > 0xFFFFFFFF) && |
207 | !acpi_mcfg_64bit_base_addr) { | |
54549391 GKH |
208 | printk(KERN_ERR PREFIX |
209 | "MMCONFIG not in low 4GB of memory\n"); | |
acc7c2e0 KR |
210 | kfree(pci_mmcfg_config); |
211 | pci_mmcfg_config_num = 0; | |
54549391 GKH |
212 | return -ENODEV; |
213 | } | |
214 | } | |
1da177e4 LT |
215 | |
216 | return 0; | |
217 | } | |
4be44fcd | 218 | #endif /* CONFIG_PCI_MMCONFIG */ |
1da177e4 LT |
219 | |
220 | #ifdef CONFIG_X86_LOCAL_APIC | |
15a58ed1 | 221 | static int __init acpi_parse_madt(struct acpi_table_header *table) |
1da177e4 | 222 | { |
4be44fcd | 223 | struct acpi_table_madt *madt = NULL; |
1da177e4 | 224 | |
15a58ed1 | 225 | if (!cpu_has_apic) |
1da177e4 LT |
226 | return -EINVAL; |
227 | ||
15a58ed1 | 228 | madt = (struct acpi_table_madt *)table; |
1da177e4 LT |
229 | if (!madt) { |
230 | printk(KERN_WARNING PREFIX "Unable to map MADT\n"); | |
231 | return -ENODEV; | |
232 | } | |
233 | ||
ad363f80 AS |
234 | if (madt->address) { |
235 | acpi_lapic_addr = (u64) madt->address; | |
1da177e4 LT |
236 | |
237 | printk(KERN_DEBUG PREFIX "Local APIC address 0x%08x\n", | |
ad363f80 | 238 | madt->address); |
1da177e4 LT |
239 | } |
240 | ||
241 | acpi_madt_oem_check(madt->header.oem_id, madt->header.oem_table_id); | |
4be44fcd | 242 | |
1da177e4 LT |
243 | return 0; |
244 | } | |
245 | ||
dfac2189 AS |
246 | static void __cpuinit acpi_register_lapic(int id, u8 enabled) |
247 | { | |
fb3bbd6a YL |
248 | unsigned int ver = 0; |
249 | ||
dfac2189 AS |
250 | if (!enabled) { |
251 | ++disabled_cpus; | |
252 | return; | |
253 | } | |
254 | ||
fb3bbd6a YL |
255 | if (boot_cpu_physical_apicid != -1U) |
256 | ver = apic_version[boot_cpu_physical_apicid]; | |
fb3bbd6a YL |
257 | |
258 | generic_processor_info(id, ver); | |
dfac2189 AS |
259 | } |
260 | ||
1da177e4 | 261 | static int __init |
5f3b1a8b | 262 | acpi_parse_lapic(struct acpi_subtable_header * header, const unsigned long end) |
1da177e4 | 263 | { |
5f3b1a8b | 264 | struct acpi_madt_local_apic *processor = NULL; |
1da177e4 | 265 | |
5f3b1a8b | 266 | processor = (struct acpi_madt_local_apic *)header; |
1da177e4 LT |
267 | |
268 | if (BAD_MADT_ENTRY(processor, end)) | |
269 | return -EINVAL; | |
270 | ||
271 | acpi_table_print_madt_entry(header); | |
272 | ||
7f66ae48 AR |
273 | /* |
274 | * We need to register disabled CPU as well to permit | |
275 | * counting disabled CPUs. This allows us to size | |
276 | * cpus_possible_map more accurately, to permit | |
277 | * to not preallocating memory for all NR_CPUS | |
278 | * when we use CPU hotplug. | |
279 | */ | |
dfac2189 AS |
280 | acpi_register_lapic(processor->id, /* APIC ID */ |
281 | processor->lapic_flags & ACPI_MADT_ENABLED); | |
1da177e4 LT |
282 | |
283 | return 0; | |
284 | } | |
285 | ||
ac049c1d JS |
286 | static int __init |
287 | acpi_parse_sapic(struct acpi_subtable_header *header, const unsigned long end) | |
288 | { | |
289 | struct acpi_madt_local_sapic *processor = NULL; | |
290 | ||
291 | processor = (struct acpi_madt_local_sapic *)header; | |
292 | ||
293 | if (BAD_MADT_ENTRY(processor, end)) | |
294 | return -EINVAL; | |
295 | ||
296 | acpi_table_print_madt_entry(header); | |
297 | ||
dfac2189 AS |
298 | acpi_register_lapic((processor->id << 8) | processor->eid,/* APIC ID */ |
299 | processor->lapic_flags & ACPI_MADT_ENABLED); | |
ac049c1d JS |
300 | |
301 | return 0; | |
302 | } | |
303 | ||
1da177e4 | 304 | static int __init |
5f3b1a8b | 305 | acpi_parse_lapic_addr_ovr(struct acpi_subtable_header * header, |
4be44fcd | 306 | const unsigned long end) |
1da177e4 | 307 | { |
5f3b1a8b | 308 | struct acpi_madt_local_apic_override *lapic_addr_ovr = NULL; |
1da177e4 | 309 | |
5f3b1a8b | 310 | lapic_addr_ovr = (struct acpi_madt_local_apic_override *)header; |
1da177e4 LT |
311 | |
312 | if (BAD_MADT_ENTRY(lapic_addr_ovr, end)) | |
313 | return -EINVAL; | |
314 | ||
315 | acpi_lapic_addr = lapic_addr_ovr->address; | |
316 | ||
317 | return 0; | |
318 | } | |
319 | ||
320 | static int __init | |
5f3b1a8b | 321 | acpi_parse_lapic_nmi(struct acpi_subtable_header * header, const unsigned long end) |
1da177e4 | 322 | { |
5f3b1a8b | 323 | struct acpi_madt_local_apic_nmi *lapic_nmi = NULL; |
1da177e4 | 324 | |
5f3b1a8b | 325 | lapic_nmi = (struct acpi_madt_local_apic_nmi *)header; |
1da177e4 LT |
326 | |
327 | if (BAD_MADT_ENTRY(lapic_nmi, end)) | |
328 | return -EINVAL; | |
329 | ||
330 | acpi_table_print_madt_entry(header); | |
331 | ||
332 | if (lapic_nmi->lint != 1) | |
333 | printk(KERN_WARNING PREFIX "NMI not connected to LINT 1!\n"); | |
334 | ||
335 | return 0; | |
336 | } | |
337 | ||
4be44fcd | 338 | #endif /*CONFIG_X86_LOCAL_APIC */ |
1da177e4 | 339 | |
8466361a | 340 | #ifdef CONFIG_X86_IO_APIC |
1da177e4 LT |
341 | |
342 | static int __init | |
5f3b1a8b | 343 | acpi_parse_ioapic(struct acpi_subtable_header * header, const unsigned long end) |
1da177e4 | 344 | { |
5f3b1a8b | 345 | struct acpi_madt_io_apic *ioapic = NULL; |
1da177e4 | 346 | |
5f3b1a8b | 347 | ioapic = (struct acpi_madt_io_apic *)header; |
1da177e4 LT |
348 | |
349 | if (BAD_MADT_ENTRY(ioapic, end)) | |
350 | return -EINVAL; | |
4be44fcd | 351 | |
1da177e4 LT |
352 | acpi_table_print_madt_entry(header); |
353 | ||
4be44fcd LB |
354 | mp_register_ioapic(ioapic->id, |
355 | ioapic->address, ioapic->global_irq_base); | |
356 | ||
1da177e4 LT |
357 | return 0; |
358 | } | |
359 | ||
360 | /* | |
361 | * Parse Interrupt Source Override for the ACPI SCI | |
362 | */ | |
e82c354b | 363 | static void __init acpi_sci_ioapic_setup(u32 gsi, u16 polarity, u16 trigger) |
1da177e4 LT |
364 | { |
365 | if (trigger == 0) /* compatible SCI trigger is level */ | |
366 | trigger = 3; | |
367 | ||
368 | if (polarity == 0) /* compatible SCI polarity is low */ | |
369 | polarity = 3; | |
370 | ||
371 | /* Command-line over-ride via acpi_sci= */ | |
5f3b1a8b AS |
372 | if (acpi_sci_flags & ACPI_MADT_TRIGGER_MASK) |
373 | trigger = (acpi_sci_flags & ACPI_MADT_TRIGGER_MASK) >> 2; | |
1da177e4 | 374 | |
5f3b1a8b AS |
375 | if (acpi_sci_flags & ACPI_MADT_POLARITY_MASK) |
376 | polarity = acpi_sci_flags & ACPI_MADT_POLARITY_MASK; | |
1da177e4 LT |
377 | |
378 | /* | |
4be44fcd | 379 | * mp_config_acpi_legacy_irqs() already setup IRQs < 16 |
1da177e4 LT |
380 | * If GSI is < 16, this will update its flags, |
381 | * else it will create a new mp_irqs[] entry. | |
382 | */ | |
7bdd21ce | 383 | mp_override_legacy_irq(gsi, polarity, trigger, gsi); |
1da177e4 LT |
384 | |
385 | /* | |
386 | * stash over-ride to indicate we've been here | |
cee324b1 | 387 | * and for later update of acpi_gbl_FADT |
1da177e4 | 388 | */ |
7bdd21ce | 389 | acpi_sci_override_gsi = gsi; |
1da177e4 LT |
390 | return; |
391 | } | |
392 | ||
393 | static int __init | |
5f3b1a8b | 394 | acpi_parse_int_src_ovr(struct acpi_subtable_header * header, |
4be44fcd | 395 | const unsigned long end) |
1da177e4 | 396 | { |
5f3b1a8b | 397 | struct acpi_madt_interrupt_override *intsrc = NULL; |
1da177e4 | 398 | |
5f3b1a8b | 399 | intsrc = (struct acpi_madt_interrupt_override *)header; |
1da177e4 LT |
400 | |
401 | if (BAD_MADT_ENTRY(intsrc, end)) | |
402 | return -EINVAL; | |
403 | ||
404 | acpi_table_print_madt_entry(header); | |
405 | ||
5f3b1a8b | 406 | if (intsrc->source_irq == acpi_gbl_FADT.sci_interrupt) { |
7bdd21ce | 407 | acpi_sci_ioapic_setup(intsrc->global_irq, |
5f3b1a8b AS |
408 | intsrc->inti_flags & ACPI_MADT_POLARITY_MASK, |
409 | (intsrc->inti_flags & ACPI_MADT_TRIGGER_MASK) >> 2); | |
1da177e4 LT |
410 | return 0; |
411 | } | |
412 | ||
413 | if (acpi_skip_timer_override && | |
5f3b1a8b | 414 | intsrc->source_irq == 0 && intsrc->global_irq == 2) { |
4be44fcd LB |
415 | printk(PREFIX "BIOS IRQ0 pin2 override ignored.\n"); |
416 | return 0; | |
1da177e4 LT |
417 | } |
418 | ||
5f3b1a8b AS |
419 | mp_override_legacy_irq(intsrc->source_irq, |
420 | intsrc->inti_flags & ACPI_MADT_POLARITY_MASK, | |
421 | (intsrc->inti_flags & ACPI_MADT_TRIGGER_MASK) >> 2, | |
422 | intsrc->global_irq); | |
1da177e4 LT |
423 | |
424 | return 0; | |
425 | } | |
426 | ||
1da177e4 | 427 | static int __init |
5f3b1a8b | 428 | acpi_parse_nmi_src(struct acpi_subtable_header * header, const unsigned long end) |
1da177e4 | 429 | { |
5f3b1a8b | 430 | struct acpi_madt_nmi_source *nmi_src = NULL; |
1da177e4 | 431 | |
5f3b1a8b | 432 | nmi_src = (struct acpi_madt_nmi_source *)header; |
1da177e4 LT |
433 | |
434 | if (BAD_MADT_ENTRY(nmi_src, end)) | |
435 | return -EINVAL; | |
436 | ||
437 | acpi_table_print_madt_entry(header); | |
438 | ||
439 | /* TBD: Support nimsrc entries? */ | |
440 | ||
441 | return 0; | |
442 | } | |
443 | ||
4be44fcd | 444 | #endif /* CONFIG_X86_IO_APIC */ |
1da177e4 | 445 | |
1da177e4 LT |
446 | /* |
447 | * acpi_pic_sci_set_trigger() | |
5f3b1a8b | 448 | * |
1da177e4 LT |
449 | * use ELCR to set PIC-mode trigger type for SCI |
450 | * | |
451 | * If a PIC-mode SCI is not recognized or gives spurious IRQ7's | |
452 | * it may require Edge Trigger -- use "acpi_sci=edge" | |
453 | * | |
454 | * Port 0x4d0-4d1 are ECLR1 and ECLR2, the Edge/Level Control Registers | |
455 | * for the 8259 PIC. bit[n] = 1 means irq[n] is Level, otherwise Edge. | |
27b46d76 SA |
456 | * ECLR1 is IRQs 0-7 (IRQ 0, 1, 2 must be 0) |
457 | * ECLR2 is IRQs 8-15 (IRQ 8, 13 must be 0) | |
1da177e4 LT |
458 | */ |
459 | ||
4be44fcd | 460 | void __init acpi_pic_sci_set_trigger(unsigned int irq, u16 trigger) |
1da177e4 LT |
461 | { |
462 | unsigned int mask = 1 << irq; | |
463 | unsigned int old, new; | |
464 | ||
465 | /* Real old ELCR mask */ | |
466 | old = inb(0x4d0) | (inb(0x4d1) << 8); | |
467 | ||
468 | /* | |
27b46d76 | 469 | * If we use ACPI to set PCI IRQs, then we should clear ELCR |
1da177e4 LT |
470 | * since we will set it correctly as we enable the PCI irq |
471 | * routing. | |
472 | */ | |
473 | new = acpi_noirq ? old : 0; | |
474 | ||
475 | /* | |
476 | * Update SCI information in the ELCR, it isn't in the PCI | |
477 | * routing tables.. | |
478 | */ | |
479 | switch (trigger) { | |
4be44fcd | 480 | case 1: /* Edge - clear */ |
1da177e4 LT |
481 | new &= ~mask; |
482 | break; | |
4be44fcd | 483 | case 3: /* Level - set */ |
1da177e4 LT |
484 | new |= mask; |
485 | break; | |
486 | } | |
487 | ||
488 | if (old == new) | |
489 | return; | |
490 | ||
491 | printk(PREFIX "setting ELCR to %04x (from %04x)\n", new, old); | |
492 | outb(new, 0x4d0); | |
493 | outb(new >> 8, 0x4d1); | |
494 | } | |
495 | ||
1da177e4 LT |
496 | int acpi_gsi_to_irq(u32 gsi, unsigned int *irq) |
497 | { | |
f023d764 | 498 | *irq = gsi; |
1da177e4 LT |
499 | return 0; |
500 | } | |
501 | ||
1f3a6a15 KK |
502 | /* |
503 | * success: return IRQ number (>=0) | |
504 | * failure: return < 0 | |
505 | */ | |
cb654695 | 506 | int acpi_register_gsi(u32 gsi, int triggering, int polarity) |
1da177e4 LT |
507 | { |
508 | unsigned int irq; | |
509 | unsigned int plat_gsi = gsi; | |
510 | ||
511 | #ifdef CONFIG_PCI | |
512 | /* | |
513 | * Make sure all (legacy) PCI IRQs are set as level-triggered. | |
514 | */ | |
515 | if (acpi_irq_model == ACPI_IRQ_MODEL_PIC) { | |
cb654695 | 516 | if (triggering == ACPI_LEVEL_SENSITIVE) |
4be44fcd | 517 | eisa_set_level_irq(gsi); |
1da177e4 LT |
518 | } |
519 | #endif | |
520 | ||
521 | #ifdef CONFIG_X86_IO_APIC | |
522 | if (acpi_irq_model == ACPI_IRQ_MODEL_IOAPIC) { | |
cb654695 | 523 | plat_gsi = mp_register_gsi(gsi, triggering, polarity); |
1da177e4 LT |
524 | } |
525 | #endif | |
526 | acpi_gsi_to_irq(plat_gsi, &irq); | |
527 | return irq; | |
528 | } | |
4be44fcd | 529 | |
1da177e4 LT |
530 | /* |
531 | * ACPI based hotplug support for CPU | |
532 | */ | |
533 | #ifdef CONFIG_ACPI_HOTPLUG_CPU | |
009cbadb SR |
534 | |
535 | static int __cpuinit _acpi_map_lsapic(acpi_handle handle, int *pcpu) | |
1da177e4 | 536 | { |
73fea175 AR |
537 | struct acpi_buffer buffer = { ACPI_ALLOCATE_BUFFER, NULL }; |
538 | union acpi_object *obj; | |
5f3b1a8b | 539 | struct acpi_madt_local_apic *lapic; |
73fea175 AR |
540 | cpumask_t tmp_map, new_map; |
541 | u8 physid; | |
542 | int cpu; | |
543 | ||
544 | if (ACPI_FAILURE(acpi_evaluate_object(handle, "_MAT", NULL, &buffer))) | |
545 | return -EINVAL; | |
546 | ||
547 | if (!buffer.length || !buffer.pointer) | |
548 | return -EINVAL; | |
549 | ||
550 | obj = buffer.pointer; | |
551 | if (obj->type != ACPI_TYPE_BUFFER || | |
552 | obj->buffer.length < sizeof(*lapic)) { | |
553 | kfree(buffer.pointer); | |
554 | return -EINVAL; | |
555 | } | |
556 | ||
5f3b1a8b | 557 | lapic = (struct acpi_madt_local_apic *)obj->buffer.pointer; |
73fea175 | 558 | |
5f3b1a8b AS |
559 | if (lapic->header.type != ACPI_MADT_TYPE_LOCAL_APIC || |
560 | !(lapic->lapic_flags & ACPI_MADT_ENABLED)) { | |
73fea175 AR |
561 | kfree(buffer.pointer); |
562 | return -EINVAL; | |
563 | } | |
564 | ||
565 | physid = lapic->id; | |
566 | ||
567 | kfree(buffer.pointer); | |
568 | buffer.length = ACPI_ALLOCATE_BUFFER; | |
569 | buffer.pointer = NULL; | |
570 | ||
571 | tmp_map = cpu_present_map; | |
dfac2189 | 572 | acpi_register_lapic(physid, lapic->lapic_flags & ACPI_MADT_ENABLED); |
73fea175 AR |
573 | |
574 | /* | |
575 | * If mp_register_lapic successfully generates a new logical cpu | |
576 | * number, then the following will get us exactly what was mapped | |
577 | */ | |
578 | cpus_andnot(new_map, cpu_present_map, tmp_map); | |
579 | if (cpus_empty(new_map)) { | |
580 | printk ("Unable to map lapic to logical cpu number\n"); | |
581 | return -EINVAL; | |
582 | } | |
583 | ||
584 | cpu = first_cpu(new_map); | |
585 | ||
586 | *pcpu = cpu; | |
587 | return 0; | |
1da177e4 | 588 | } |
1da177e4 | 589 | |
009cbadb SR |
590 | /* wrapper to silence section mismatch warning */ |
591 | int __ref acpi_map_lsapic(acpi_handle handle, int *pcpu) | |
592 | { | |
593 | return _acpi_map_lsapic(handle, pcpu); | |
594 | } | |
4be44fcd | 595 | EXPORT_SYMBOL(acpi_map_lsapic); |
1da177e4 | 596 | |
4be44fcd | 597 | int acpi_unmap_lsapic(int cpu) |
1da177e4 | 598 | { |
71fff5e6 | 599 | per_cpu(x86_cpu_to_apicid, cpu) = -1; |
73fea175 AR |
600 | cpu_clear(cpu, cpu_present_map); |
601 | num_processors--; | |
602 | ||
603 | return (0); | |
1da177e4 | 604 | } |
4be44fcd | 605 | |
1da177e4 | 606 | EXPORT_SYMBOL(acpi_unmap_lsapic); |
4be44fcd | 607 | #endif /* CONFIG_ACPI_HOTPLUG_CPU */ |
1da177e4 | 608 | |
4be44fcd | 609 | int acpi_register_ioapic(acpi_handle handle, u64 phys_addr, u32 gsi_base) |
b1bb248a KK |
610 | { |
611 | /* TBD */ | |
612 | return -EINVAL; | |
613 | } | |
4be44fcd | 614 | |
b1bb248a KK |
615 | EXPORT_SYMBOL(acpi_register_ioapic); |
616 | ||
4be44fcd | 617 | int acpi_unregister_ioapic(acpi_handle handle, u32 gsi_base) |
b1bb248a KK |
618 | { |
619 | /* TBD */ | |
620 | return -EINVAL; | |
621 | } | |
4be44fcd | 622 | |
b1bb248a KK |
623 | EXPORT_SYMBOL(acpi_unregister_ioapic); |
624 | ||
5f3b1a8b | 625 | static int __init acpi_parse_sbf(struct acpi_table_header *table) |
1da177e4 | 626 | { |
5f3b1a8b | 627 | struct acpi_table_boot *sb; |
1da177e4 | 628 | |
5f3b1a8b | 629 | sb = (struct acpi_table_boot *)table; |
1da177e4 LT |
630 | if (!sb) { |
631 | printk(KERN_WARNING PREFIX "Unable to map SBF\n"); | |
632 | return -ENODEV; | |
633 | } | |
634 | ||
5f3b1a8b | 635 | sbf_port = sb->cmos_index; /* Save CMOS port */ |
1da177e4 LT |
636 | |
637 | return 0; | |
638 | } | |
639 | ||
1da177e4 | 640 | #ifdef CONFIG_HPET_TIMER |
2d0c87c3 | 641 | #include <asm/hpet.h> |
1da177e4 | 642 | |
a1dfd851 AD |
643 | static struct __initdata resource *hpet_res; |
644 | ||
5f3b1a8b | 645 | static int __init acpi_parse_hpet(struct acpi_table_header *table) |
1da177e4 LT |
646 | { |
647 | struct acpi_table_hpet *hpet_tbl; | |
648 | ||
5f3b1a8b | 649 | hpet_tbl = (struct acpi_table_hpet *)table; |
1da177e4 LT |
650 | if (!hpet_tbl) { |
651 | printk(KERN_WARNING PREFIX "Unable to map HPET\n"); | |
652 | return -ENODEV; | |
653 | } | |
654 | ||
ad363f80 | 655 | if (hpet_tbl->address.space_id != ACPI_SPACE_MEM) { |
1da177e4 LT |
656 | printk(KERN_WARNING PREFIX "HPET timers must be located in " |
657 | "memory.\n"); | |
658 | return -1; | |
659 | } | |
f0f4c343 | 660 | |
2d0c87c3 | 661 | hpet_address = hpet_tbl->address.address; |
f4df73c2 TG |
662 | |
663 | /* | |
664 | * Some broken BIOSes advertise HPET at 0x0. We really do not | |
665 | * want to allocate a resource there. | |
666 | */ | |
667 | if (!hpet_address) { | |
668 | printk(KERN_WARNING PREFIX | |
669 | "HPET id: %#x base: %#lx is invalid\n", | |
670 | hpet_tbl->id, hpet_address); | |
671 | return 0; | |
672 | } | |
673 | #ifdef CONFIG_X86_64 | |
674 | /* | |
675 | * Some even more broken BIOSes advertise HPET at | |
676 | * 0xfed0000000000000 instead of 0xfed00000. Fix it up and add | |
677 | * some noise: | |
678 | */ | |
679 | if (hpet_address == 0xfed0000000000000UL) { | |
680 | if (!hpet_force_user) { | |
681 | printk(KERN_WARNING PREFIX "HPET id: %#x " | |
682 | "base: 0xfed0000000000000 is bogus\n " | |
683 | "try hpet=force on the kernel command line to " | |
684 | "fix it up to 0xfed00000.\n", hpet_tbl->id); | |
685 | hpet_address = 0; | |
686 | return 0; | |
687 | } | |
688 | printk(KERN_WARNING PREFIX | |
689 | "HPET id: %#x base: 0xfed0000000000000 fixed up " | |
690 | "to 0xfed00000.\n", hpet_tbl->id); | |
691 | hpet_address >>= 32; | |
692 | } | |
693 | #endif | |
4be44fcd | 694 | printk(KERN_INFO PREFIX "HPET id: %#x base: %#lx\n", |
2d0c87c3 | 695 | hpet_tbl->id, hpet_address); |
1da177e4 | 696 | |
a1dfd851 AD |
697 | /* |
698 | * Allocate and initialize the HPET firmware resource for adding into | |
699 | * the resource tree during the lateinit timeframe. | |
700 | */ | |
701 | #define HPET_RESOURCE_NAME_SIZE 9 | |
702 | hpet_res = alloc_bootmem(sizeof(*hpet_res) + HPET_RESOURCE_NAME_SIZE); | |
703 | ||
a1dfd851 AD |
704 | hpet_res->name = (void *)&hpet_res[1]; |
705 | hpet_res->flags = IORESOURCE_MEM; | |
706 | snprintf((char *)hpet_res->name, HPET_RESOURCE_NAME_SIZE, "HPET %u", | |
707 | hpet_tbl->sequence); | |
708 | ||
709 | hpet_res->start = hpet_address; | |
710 | hpet_res->end = hpet_address + (1 * 1024) - 1; | |
711 | ||
1da177e4 LT |
712 | return 0; |
713 | } | |
a1dfd851 AD |
714 | |
715 | /* | |
716 | * hpet_insert_resource inserts the HPET resources used into the resource | |
717 | * tree. | |
718 | */ | |
719 | static __init int hpet_insert_resource(void) | |
720 | { | |
721 | if (!hpet_res) | |
722 | return 1; | |
723 | ||
724 | return insert_resource(&iomem_resource, hpet_res); | |
725 | } | |
726 | ||
727 | late_initcall(hpet_insert_resource); | |
728 | ||
1da177e4 LT |
729 | #else |
730 | #define acpi_parse_hpet NULL | |
731 | #endif | |
732 | ||
5f3b1a8b | 733 | static int __init acpi_parse_fadt(struct acpi_table_header *table) |
1da177e4 | 734 | { |
90660ec3 | 735 | |
1da177e4 LT |
736 | #ifdef CONFIG_X86_PM_TIMER |
737 | /* detect the location of the ACPI PM Timer */ | |
5f3b1a8b | 738 | if (acpi_gbl_FADT.header.revision >= FADT2_REVISION_ID) { |
1da177e4 | 739 | /* FADT rev. 2 */ |
5f3b1a8b | 740 | if (acpi_gbl_FADT.xpm_timer_block.space_id != |
4be44fcd | 741 | ACPI_ADR_SPACE_SYSTEM_IO) |
1da177e4 LT |
742 | return 0; |
743 | ||
5f3b1a8b | 744 | pmtmr_ioport = acpi_gbl_FADT.xpm_timer_block.address; |
e6e87b4b DSL |
745 | /* |
746 | * "X" fields are optional extensions to the original V1.0 | |
747 | * fields, so we must selectively expand V1.0 fields if the | |
748 | * corresponding X field is zero. | |
749 | */ | |
750 | if (!pmtmr_ioport) | |
5f3b1a8b | 751 | pmtmr_ioport = acpi_gbl_FADT.pm_timer_block; |
1da177e4 LT |
752 | } else { |
753 | /* FADT rev. 1 */ | |
5f3b1a8b | 754 | pmtmr_ioport = acpi_gbl_FADT.pm_timer_block; |
1da177e4 LT |
755 | } |
756 | if (pmtmr_ioport) | |
4be44fcd LB |
757 | printk(KERN_INFO PREFIX "PM-Timer IO Port: %#x\n", |
758 | pmtmr_ioport); | |
1da177e4 LT |
759 | #endif |
760 | return 0; | |
761 | } | |
762 | ||
1da177e4 LT |
763 | #ifdef CONFIG_X86_LOCAL_APIC |
764 | /* | |
765 | * Parse LAPIC entries in MADT | |
766 | * returns 0 on success, < 0 on error | |
767 | */ | |
31d2092e AS |
768 | |
769 | static void __init acpi_register_lapic_address(unsigned long address) | |
770 | { | |
771 | mp_lapic_addr = address; | |
772 | ||
773 | set_fixmap_nocache(FIX_APIC_BASE, address); | |
fb3bbd6a | 774 | if (boot_cpu_physical_apicid == -1U) { |
4c9961d5 | 775 | boot_cpu_physical_apicid = read_apic_id(); |
fb3bbd6a YL |
776 | apic_version[boot_cpu_physical_apicid] = |
777 | GET_APIC_VERSION(apic_read(APIC_LVR)); | |
fb3bbd6a | 778 | } |
31d2092e AS |
779 | } |
780 | ||
cbf9bd60 YL |
781 | static int __init early_acpi_parse_madt_lapic_addr_ovr(void) |
782 | { | |
783 | int count; | |
784 | ||
785 | if (!cpu_has_apic) | |
786 | return -ENODEV; | |
787 | ||
788 | /* | |
789 | * Note that the LAPIC address is obtained from the MADT (32-bit value) | |
790 | * and (optionally) overriden by a LAPIC_ADDR_OVR entry (64-bit value). | |
791 | */ | |
792 | ||
793 | count = | |
794 | acpi_table_parse_madt(ACPI_MADT_TYPE_LOCAL_APIC_OVERRIDE, | |
795 | acpi_parse_lapic_addr_ovr, 0); | |
796 | if (count < 0) { | |
797 | printk(KERN_ERR PREFIX | |
798 | "Error parsing LAPIC address override entry\n"); | |
799 | return count; | |
800 | } | |
801 | ||
802 | acpi_register_lapic_address(acpi_lapic_addr); | |
803 | ||
804 | return count; | |
805 | } | |
806 | ||
4be44fcd | 807 | static int __init acpi_parse_madt_lapic_entries(void) |
1da177e4 LT |
808 | { |
809 | int count; | |
810 | ||
0fcd2709 AK |
811 | if (!cpu_has_apic) |
812 | return -ENODEV; | |
813 | ||
5f3b1a8b | 814 | /* |
1da177e4 LT |
815 | * Note that the LAPIC address is obtained from the MADT (32-bit value) |
816 | * and (optionally) overriden by a LAPIC_ADDR_OVR entry (64-bit value). | |
817 | */ | |
818 | ||
4be44fcd | 819 | count = |
5f3b1a8b | 820 | acpi_table_parse_madt(ACPI_MADT_TYPE_LOCAL_APIC_OVERRIDE, |
4be44fcd | 821 | acpi_parse_lapic_addr_ovr, 0); |
1da177e4 | 822 | if (count < 0) { |
4be44fcd LB |
823 | printk(KERN_ERR PREFIX |
824 | "Error parsing LAPIC address override entry\n"); | |
1da177e4 LT |
825 | return count; |
826 | } | |
827 | ||
31d2092e | 828 | acpi_register_lapic_address(acpi_lapic_addr); |
1da177e4 | 829 | |
ac049c1d JS |
830 | count = acpi_table_parse_madt(ACPI_MADT_TYPE_LOCAL_SAPIC, |
831 | acpi_parse_sapic, MAX_APICS); | |
832 | ||
833 | if (!count) | |
834 | count = acpi_table_parse_madt(ACPI_MADT_TYPE_LOCAL_APIC, | |
835 | acpi_parse_lapic, MAX_APICS); | |
4be44fcd | 836 | if (!count) { |
1da177e4 LT |
837 | printk(KERN_ERR PREFIX "No LAPIC entries present\n"); |
838 | /* TBD: Cleanup to allow fallback to MPS */ | |
839 | return -ENODEV; | |
4be44fcd | 840 | } else if (count < 0) { |
1da177e4 LT |
841 | printk(KERN_ERR PREFIX "Error parsing LAPIC entry\n"); |
842 | /* TBD: Cleanup to allow fallback to MPS */ | |
843 | return count; | |
844 | } | |
845 | ||
4be44fcd | 846 | count = |
5f3b1a8b | 847 | acpi_table_parse_madt(ACPI_MADT_TYPE_LOCAL_APIC_NMI, acpi_parse_lapic_nmi, 0); |
1da177e4 LT |
848 | if (count < 0) { |
849 | printk(KERN_ERR PREFIX "Error parsing LAPIC NMI entry\n"); | |
850 | /* TBD: Cleanup to allow fallback to MPS */ | |
851 | return count; | |
852 | } | |
853 | return 0; | |
854 | } | |
4be44fcd | 855 | #endif /* CONFIG_X86_LOCAL_APIC */ |
1da177e4 | 856 | |
8466361a | 857 | #ifdef CONFIG_X86_IO_APIC |
11113f84 AS |
858 | #define MP_ISA_BUS 0 |
859 | ||
d49c4288 | 860 | #ifdef CONFIG_X86_ES7000 |
11113f84 AS |
861 | extern int es7000_plat; |
862 | #endif | |
863 | ||
5f895148 AS |
864 | static struct { |
865 | int apic_id; | |
866 | int gsi_base; | |
867 | int gsi_end; | |
868 | DECLARE_BITMAP(pin_programmed, MP_MAX_IOAPIC_PIN + 1); | |
869 | } mp_ioapic_routing[MAX_IO_APICS]; | |
11113f84 AS |
870 | |
871 | static int mp_find_ioapic(int gsi) | |
872 | { | |
873 | int i = 0; | |
874 | ||
875 | /* Find the IOAPIC that manages this GSI. */ | |
876 | for (i = 0; i < nr_ioapics; i++) { | |
877 | if ((gsi >= mp_ioapic_routing[i].gsi_base) | |
878 | && (gsi <= mp_ioapic_routing[i].gsi_end)) | |
879 | return i; | |
880 | } | |
881 | ||
882 | printk(KERN_ERR "ERROR: Unable to locate IOAPIC for GSI %d\n", gsi); | |
883 | return -1; | |
884 | } | |
885 | ||
886 | static u8 __init uniq_ioapic_id(u8 id) | |
887 | { | |
888 | #ifdef CONFIG_X86_32 | |
889 | if ((boot_cpu_data.x86_vendor == X86_VENDOR_INTEL) && | |
890 | !APIC_XAPIC(apic_version[boot_cpu_physical_apicid])) | |
891 | return io_apic_get_unique_id(nr_ioapics, id); | |
892 | else | |
893 | return id; | |
894 | #else | |
895 | int i; | |
896 | DECLARE_BITMAP(used, 256); | |
897 | bitmap_zero(used, 256); | |
898 | for (i = 0; i < nr_ioapics; i++) { | |
ec2cd0a2 AS |
899 | struct mp_config_ioapic *ia = &mp_ioapics[i]; |
900 | __set_bit(ia->mp_apicid, used); | |
11113f84 AS |
901 | } |
902 | if (!test_bit(id, used)) | |
903 | return id; | |
904 | return find_first_zero_bit(used, 256); | |
905 | #endif | |
906 | } | |
907 | ||
908 | static int bad_ioapic(unsigned long address) | |
909 | { | |
910 | if (nr_ioapics >= MAX_IO_APICS) { | |
911 | printk(KERN_ERR "ERROR: Max # of I/O APICs (%d) exceeded " | |
912 | "(found %d)\n", MAX_IO_APICS, nr_ioapics); | |
913 | panic("Recompile kernel with bigger MAX_IO_APICS!\n"); | |
914 | } | |
915 | if (!address) { | |
916 | printk(KERN_ERR "WARNING: Bogus (zero) I/O APIC address" | |
917 | " found in table, skipping!\n"); | |
918 | return 1; | |
919 | } | |
920 | return 0; | |
921 | } | |
922 | ||
923 | void __init mp_register_ioapic(int id, u32 address, u32 gsi_base) | |
924 | { | |
925 | int idx = 0; | |
926 | ||
927 | if (bad_ioapic(address)) | |
928 | return; | |
929 | ||
930 | idx = nr_ioapics; | |
931 | ||
ec2cd0a2 AS |
932 | mp_ioapics[idx].mp_type = MP_IOAPIC; |
933 | mp_ioapics[idx].mp_flags = MPC_APIC_USABLE; | |
934 | mp_ioapics[idx].mp_apicaddr = address; | |
11113f84 AS |
935 | |
936 | set_fixmap_nocache(FIX_IO_APIC_BASE_0 + idx, address); | |
ec2cd0a2 | 937 | mp_ioapics[idx].mp_apicid = uniq_ioapic_id(id); |
11113f84 | 938 | #ifdef CONFIG_X86_32 |
ec2cd0a2 | 939 | mp_ioapics[idx].mp_apicver = io_apic_get_version(idx); |
11113f84 | 940 | #else |
ec2cd0a2 | 941 | mp_ioapics[idx].mp_apicver = 0; |
11113f84 AS |
942 | #endif |
943 | /* | |
944 | * Build basic GSI lookup table to facilitate gsi->io_apic lookups | |
945 | * and to prevent reprogramming of IOAPIC pins (PCI GSIs). | |
946 | */ | |
ec2cd0a2 | 947 | mp_ioapic_routing[idx].apic_id = mp_ioapics[idx].mp_apicid; |
11113f84 AS |
948 | mp_ioapic_routing[idx].gsi_base = gsi_base; |
949 | mp_ioapic_routing[idx].gsi_end = gsi_base + | |
950 | io_apic_get_redir_entries(idx); | |
951 | ||
ec2cd0a2 AS |
952 | printk(KERN_INFO "IOAPIC[%d]: apic_id %d, version %d, address 0x%lx, " |
953 | "GSI %d-%d\n", idx, mp_ioapics[idx].mp_apicid, | |
954 | mp_ioapics[idx].mp_apicver, mp_ioapics[idx].mp_apicaddr, | |
11113f84 AS |
955 | mp_ioapic_routing[idx].gsi_base, mp_ioapic_routing[idx].gsi_end); |
956 | ||
957 | nr_ioapics++; | |
958 | } | |
959 | ||
fcfa146e YL |
960 | static void assign_to_mp_irq(struct mp_config_intsrc *m, |
961 | struct mp_config_intsrc *mp_irq) | |
962 | { | |
963 | memcpy(mp_irq, m, sizeof(struct mp_config_intsrc)); | |
964 | } | |
965 | ||
966 | static int mp_irq_cmp(struct mp_config_intsrc *mp_irq, | |
967 | struct mp_config_intsrc *m) | |
968 | { | |
969 | return memcmp(mp_irq, m, sizeof(struct mp_config_intsrc)); | |
970 | } | |
971 | ||
972 | static void save_mp_irq(struct mp_config_intsrc *m) | |
973 | { | |
974 | int i; | |
975 | ||
976 | for (i = 0; i < mp_irq_entries; i++) { | |
977 | if (!mp_irq_cmp(&mp_irqs[i], m)) | |
978 | return; | |
979 | } | |
980 | ||
981 | assign_to_mp_irq(m, &mp_irqs[mp_irq_entries]); | |
982 | if (++mp_irq_entries == MAX_IRQ_SOURCES) | |
983 | panic("Max # of irq sources exceeded!!\n"); | |
984 | } | |
985 | ||
11113f84 AS |
986 | void __init mp_override_legacy_irq(u8 bus_irq, u8 polarity, u8 trigger, u32 gsi) |
987 | { | |
6df8809b YL |
988 | int ioapic; |
989 | int pin; | |
fcfa146e | 990 | struct mp_config_intsrc mp_irq; |
11113f84 AS |
991 | |
992 | /* | |
993 | * Convert 'gsi' to 'ioapic.pin'. | |
994 | */ | |
995 | ioapic = mp_find_ioapic(gsi); | |
996 | if (ioapic < 0) | |
997 | return; | |
998 | pin = gsi - mp_ioapic_routing[ioapic].gsi_base; | |
999 | ||
1000 | /* | |
1001 | * TBD: This check is for faulty timer entries, where the override | |
1002 | * erroneously sets the trigger to level, resulting in a HUGE | |
1003 | * increase of timer interrupts! | |
1004 | */ | |
1005 | if ((bus_irq == 0) && (trigger == 3)) | |
1006 | trigger = 1; | |
1007 | ||
fcfa146e YL |
1008 | mp_irq.mp_type = MP_INTSRC; |
1009 | mp_irq.mp_irqtype = mp_INT; | |
1010 | mp_irq.mp_irqflag = (trigger << 2) | polarity; | |
1011 | mp_irq.mp_srcbus = MP_ISA_BUS; | |
1012 | mp_irq.mp_srcbusirq = bus_irq; /* IRQ */ | |
1013 | mp_irq.mp_dstapic = mp_ioapics[ioapic].mp_apicid; /* APIC ID */ | |
1014 | mp_irq.mp_dstirq = pin; /* INTIN# */ | |
11113f84 | 1015 | |
fcfa146e | 1016 | save_mp_irq(&mp_irq); |
11113f84 AS |
1017 | } |
1018 | ||
1019 | void __init mp_config_acpi_legacy_irqs(void) | |
1020 | { | |
6df8809b YL |
1021 | int i; |
1022 | int ioapic; | |
1023 | unsigned int dstapic; | |
fcfa146e | 1024 | struct mp_config_intsrc mp_irq; |
11113f84 AS |
1025 | |
1026 | #if defined (CONFIG_MCA) || defined (CONFIG_EISA) | |
1027 | /* | |
1028 | * Fabricate the legacy ISA bus (bus #31). | |
1029 | */ | |
1030 | mp_bus_id_to_type[MP_ISA_BUS] = MP_BUS_ISA; | |
1031 | #endif | |
1032 | set_bit(MP_ISA_BUS, mp_bus_not_pci); | |
cfc1b9a6 | 1033 | pr_debug("Bus #%d is ISA\n", MP_ISA_BUS); |
11113f84 | 1034 | |
d49c4288 | 1035 | #ifdef CONFIG_X86_ES7000 |
11113f84 AS |
1036 | /* |
1037 | * Older generations of ES7000 have no legacy identity mappings | |
1038 | */ | |
1039 | if (es7000_plat == 1) | |
1040 | return; | |
1041 | #endif | |
1042 | ||
1043 | /* | |
1044 | * Locate the IOAPIC that manages the ISA IRQs (0-15). | |
1045 | */ | |
1046 | ioapic = mp_find_ioapic(0); | |
1047 | if (ioapic < 0) | |
1048 | return; | |
6df8809b | 1049 | dstapic = mp_ioapics[ioapic].mp_apicid; |
11113f84 | 1050 | |
11113f84 AS |
1051 | /* |
1052 | * Use the default configuration for the IRQs 0-15. Unless | |
1053 | * overridden by (MADT) interrupt source override entries. | |
1054 | */ | |
1055 | for (i = 0; i < 16; i++) { | |
1056 | int idx; | |
1057 | ||
1058 | for (idx = 0; idx < mp_irq_entries; idx++) { | |
2fddb6e2 | 1059 | struct mp_config_intsrc *irq = mp_irqs + idx; |
11113f84 AS |
1060 | |
1061 | /* Do we already have a mapping for this ISA IRQ? */ | |
2fddb6e2 AS |
1062 | if (irq->mp_srcbus == MP_ISA_BUS |
1063 | && irq->mp_srcbusirq == i) | |
11113f84 AS |
1064 | break; |
1065 | ||
1066 | /* Do we already have a mapping for this IOAPIC pin */ | |
6df8809b YL |
1067 | if (irq->mp_dstapic == dstapic && |
1068 | irq->mp_dstirq == i) | |
11113f84 AS |
1069 | break; |
1070 | } | |
1071 | ||
1072 | if (idx != mp_irq_entries) { | |
1073 | printk(KERN_DEBUG "ACPI: IRQ%d used by override.\n", i); | |
1074 | continue; /* IRQ already used */ | |
1075 | } | |
1076 | ||
fcfa146e YL |
1077 | mp_irq.mp_type = MP_INTSRC; |
1078 | mp_irq.mp_irqflag = 0; /* Conforming */ | |
1079 | mp_irq.mp_srcbus = MP_ISA_BUS; | |
1080 | mp_irq.mp_dstapic = dstapic; | |
1081 | mp_irq.mp_irqtype = mp_INT; | |
1082 | mp_irq.mp_srcbusirq = i; /* Identity mapped */ | |
1083 | mp_irq.mp_dstirq = i; | |
11113f84 | 1084 | |
fcfa146e | 1085 | save_mp_irq(&mp_irq); |
11113f84 AS |
1086 | } |
1087 | } | |
1088 | ||
1089 | int mp_register_gsi(u32 gsi, int triggering, int polarity) | |
1090 | { | |
1091 | int ioapic; | |
1092 | int ioapic_pin; | |
1093 | #ifdef CONFIG_X86_32 | |
1094 | #define MAX_GSI_NUM 4096 | |
1095 | #define IRQ_COMPRESSION_START 64 | |
1096 | ||
1097 | static int pci_irq = IRQ_COMPRESSION_START; | |
1098 | /* | |
1099 | * Mapping between Global System Interrupts, which | |
1100 | * represent all possible interrupts, and IRQs | |
1101 | * assigned to actual devices. | |
1102 | */ | |
1103 | static int gsi_to_irq[MAX_GSI_NUM]; | |
1104 | #else | |
1105 | ||
1106 | if (acpi_irq_model != ACPI_IRQ_MODEL_IOAPIC) | |
1107 | return gsi; | |
1108 | #endif | |
1109 | ||
1110 | /* Don't set up the ACPI SCI because it's already set up */ | |
1111 | if (acpi_gbl_FADT.sci_interrupt == gsi) | |
1112 | return gsi; | |
1113 | ||
1114 | ioapic = mp_find_ioapic(gsi); | |
1115 | if (ioapic < 0) { | |
1116 | printk(KERN_WARNING "No IOAPIC for GSI %u\n", gsi); | |
1117 | return gsi; | |
1118 | } | |
1119 | ||
1120 | ioapic_pin = gsi - mp_ioapic_routing[ioapic].gsi_base; | |
1121 | ||
1122 | #ifdef CONFIG_X86_32 | |
1123 | if (ioapic_renumber_irq) | |
1124 | gsi = ioapic_renumber_irq(ioapic, gsi); | |
1125 | #endif | |
1126 | ||
1127 | /* | |
1128 | * Avoid pin reprogramming. PRTs typically include entries | |
1129 | * with redundant pin->gsi mappings (but unique PCI devices); | |
1130 | * we only program the IOAPIC on the first. | |
1131 | */ | |
1132 | if (ioapic_pin > MP_MAX_IOAPIC_PIN) { | |
1133 | printk(KERN_ERR "Invalid reference to IOAPIC pin " | |
1134 | "%d-%d\n", mp_ioapic_routing[ioapic].apic_id, | |
1135 | ioapic_pin); | |
1136 | return gsi; | |
1137 | } | |
1138 | if (test_bit(ioapic_pin, mp_ioapic_routing[ioapic].pin_programmed)) { | |
cfc1b9a6 TG |
1139 | pr_debug(KERN_DEBUG "Pin %d-%d already programmed\n", |
1140 | mp_ioapic_routing[ioapic].apic_id, ioapic_pin); | |
11113f84 AS |
1141 | #ifdef CONFIG_X86_32 |
1142 | return (gsi < IRQ_COMPRESSION_START ? gsi : gsi_to_irq[gsi]); | |
1143 | #else | |
1144 | return gsi; | |
1145 | #endif | |
1146 | } | |
1147 | ||
1148 | set_bit(ioapic_pin, mp_ioapic_routing[ioapic].pin_programmed); | |
1149 | #ifdef CONFIG_X86_32 | |
1150 | /* | |
1151 | * For GSI >= 64, use IRQ compression | |
1152 | */ | |
1153 | if ((gsi >= IRQ_COMPRESSION_START) | |
1154 | && (triggering == ACPI_LEVEL_SENSITIVE)) { | |
1155 | /* | |
1156 | * For PCI devices assign IRQs in order, avoiding gaps | |
1157 | * due to unused I/O APIC pins. | |
1158 | */ | |
1159 | int irq = gsi; | |
1160 | if (gsi < MAX_GSI_NUM) { | |
1161 | /* | |
1162 | * Retain the VIA chipset work-around (gsi > 15), but | |
1163 | * avoid a problem where the 8254 timer (IRQ0) is setup | |
1164 | * via an override (so it's not on pin 0 of the ioapic), | |
1165 | * and at the same time, the pin 0 interrupt is a PCI | |
1166 | * type. The gsi > 15 test could cause these two pins | |
1167 | * to be shared as IRQ0, and they are not shareable. | |
1168 | * So test for this condition, and if necessary, avoid | |
1169 | * the pin collision. | |
1170 | */ | |
1171 | gsi = pci_irq++; | |
1172 | /* | |
1173 | * Don't assign IRQ used by ACPI SCI | |
1174 | */ | |
1175 | if (gsi == acpi_gbl_FADT.sci_interrupt) | |
1176 | gsi = pci_irq++; | |
1177 | gsi_to_irq[irq] = gsi; | |
1178 | } else { | |
1179 | printk(KERN_ERR "GSI %u is too high\n", gsi); | |
1180 | return gsi; | |
1181 | } | |
1182 | } | |
1183 | #endif | |
1184 | io_apic_set_pci_routing(ioapic, ioapic_pin, gsi, | |
1185 | triggering == ACPI_EDGE_SENSITIVE ? 0 : 1, | |
1186 | polarity == ACPI_ACTIVE_HIGH ? 0 : 1); | |
1187 | return gsi; | |
1188 | } | |
1189 | ||
2944e16b YL |
1190 | int mp_config_acpi_gsi(unsigned char number, unsigned int devfn, u8 pin, |
1191 | u32 gsi, int triggering, int polarity) | |
1192 | { | |
fcfa146e YL |
1193 | #ifdef CONFIG_X86_MPPARSE |
1194 | struct mp_config_intsrc mp_irq; | |
2944e16b YL |
1195 | int ioapic; |
1196 | ||
fcfa146e | 1197 | if (!acpi_ioapic) |
d867e531 YL |
1198 | return 0; |
1199 | ||
2944e16b | 1200 | /* print the entry should happen on mptable identically */ |
fcfa146e YL |
1201 | mp_irq.mp_type = MP_INTSRC; |
1202 | mp_irq.mp_irqtype = mp_INT; | |
1203 | mp_irq.mp_irqflag = (triggering == ACPI_EDGE_SENSITIVE ? 4 : 0x0c) | | |
2944e16b | 1204 | (polarity == ACPI_ACTIVE_HIGH ? 1 : 3); |
fcfa146e YL |
1205 | mp_irq.mp_srcbus = number; |
1206 | mp_irq.mp_srcbusirq = (((devfn >> 3) & 0x1f) << 2) | ((pin - 1) & 3); | |
2944e16b | 1207 | ioapic = mp_find_ioapic(gsi); |
fcfa146e YL |
1208 | mp_irq.mp_dstapic = mp_ioapic_routing[ioapic].apic_id; |
1209 | mp_irq.mp_dstirq = gsi - mp_ioapic_routing[ioapic].gsi_base; | |
2944e16b | 1210 | |
fcfa146e YL |
1211 | save_mp_irq(&mp_irq); |
1212 | #endif | |
2944e16b YL |
1213 | return 0; |
1214 | } | |
1215 | ||
1da177e4 LT |
1216 | /* |
1217 | * Parse IOAPIC related entries in MADT | |
1218 | * returns 0 on success, < 0 on error | |
1219 | */ | |
4be44fcd | 1220 | static int __init acpi_parse_madt_ioapic_entries(void) |
1da177e4 LT |
1221 | { |
1222 | int count; | |
1223 | ||
1224 | /* | |
1225 | * ACPI interpreter is required to complete interrupt setup, | |
1226 | * so if it is off, don't enumerate the io-apics with ACPI. | |
1227 | * If MPS is present, it will handle them, | |
1228 | * otherwise the system will stay in PIC mode | |
1229 | */ | |
1230 | if (acpi_disabled || acpi_noirq) { | |
1231 | return -ENODEV; | |
4be44fcd | 1232 | } |
1da177e4 | 1233 | |
5f3b1a8b | 1234 | if (!cpu_has_apic) |
d3b6a349 AK |
1235 | return -ENODEV; |
1236 | ||
1da177e4 | 1237 | /* |
4be44fcd | 1238 | * if "noapic" boot option, don't look for IO-APICs |
1da177e4 LT |
1239 | */ |
1240 | if (skip_ioapic_setup) { | |
1241 | printk(KERN_INFO PREFIX "Skipping IOAPIC probe " | |
4be44fcd | 1242 | "due to 'noapic' option.\n"); |
1da177e4 LT |
1243 | return -ENODEV; |
1244 | } | |
1245 | ||
4be44fcd | 1246 | count = |
5f3b1a8b | 1247 | acpi_table_parse_madt(ACPI_MADT_TYPE_IO_APIC, acpi_parse_ioapic, |
4be44fcd | 1248 | MAX_IO_APICS); |
1da177e4 LT |
1249 | if (!count) { |
1250 | printk(KERN_ERR PREFIX "No IOAPIC entries present\n"); | |
1251 | return -ENODEV; | |
4be44fcd | 1252 | } else if (count < 0) { |
1da177e4 LT |
1253 | printk(KERN_ERR PREFIX "Error parsing IOAPIC entry\n"); |
1254 | return count; | |
1255 | } | |
1256 | ||
4be44fcd | 1257 | count = |
5f3b1a8b | 1258 | acpi_table_parse_madt(ACPI_MADT_TYPE_INTERRUPT_OVERRIDE, acpi_parse_int_src_ovr, |
71f521bb | 1259 | nr_irqs); |
1da177e4 | 1260 | if (count < 0) { |
4be44fcd LB |
1261 | printk(KERN_ERR PREFIX |
1262 | "Error parsing interrupt source overrides entry\n"); | |
1da177e4 LT |
1263 | /* TBD: Cleanup to allow fallback to MPS */ |
1264 | return count; | |
1265 | } | |
1266 | ||
1267 | /* | |
1268 | * If BIOS did not supply an INT_SRC_OVR for the SCI | |
1269 | * pretend we got one so we can set the SCI flags. | |
1270 | */ | |
1271 | if (!acpi_sci_override_gsi) | |
cee324b1 | 1272 | acpi_sci_ioapic_setup(acpi_gbl_FADT.sci_interrupt, 0, 0); |
1da177e4 LT |
1273 | |
1274 | /* Fill in identity legacy mapings where no override */ | |
1275 | mp_config_acpi_legacy_irqs(); | |
1276 | ||
4be44fcd | 1277 | count = |
5f3b1a8b | 1278 | acpi_table_parse_madt(ACPI_MADT_TYPE_NMI_SOURCE, acpi_parse_nmi_src, |
71f521bb | 1279 | nr_irqs); |
1da177e4 LT |
1280 | if (count < 0) { |
1281 | printk(KERN_ERR PREFIX "Error parsing NMI SRC entry\n"); | |
1282 | /* TBD: Cleanup to allow fallback to MPS */ | |
1283 | return count; | |
1284 | } | |
1285 | ||
1286 | return 0; | |
1287 | } | |
1288 | #else | |
1289 | static inline int acpi_parse_madt_ioapic_entries(void) | |
1290 | { | |
1291 | return -1; | |
1292 | } | |
8466361a | 1293 | #endif /* !CONFIG_X86_IO_APIC */ |
1da177e4 | 1294 | |
cbf9bd60 YL |
1295 | static void __init early_acpi_process_madt(void) |
1296 | { | |
1297 | #ifdef CONFIG_X86_LOCAL_APIC | |
1298 | int error; | |
1299 | ||
1300 | if (!acpi_table_parse(ACPI_SIG_MADT, acpi_parse_madt)) { | |
1301 | ||
1302 | /* | |
1303 | * Parse MADT LAPIC entries | |
1304 | */ | |
1305 | error = early_acpi_parse_madt_lapic_addr_ovr(); | |
1306 | if (!error) { | |
1307 | acpi_lapic = 1; | |
1308 | smp_found_config = 1; | |
1309 | } | |
1310 | if (error == -EINVAL) { | |
1311 | /* | |
1312 | * Dell Precision Workstation 410, 610 come here. | |
1313 | */ | |
1314 | printk(KERN_ERR PREFIX | |
1315 | "Invalid BIOS MADT, disabling ACPI\n"); | |
1316 | disable_acpi(); | |
1317 | } | |
1318 | } | |
1319 | #endif | |
1320 | } | |
1321 | ||
4be44fcd | 1322 | static void __init acpi_process_madt(void) |
1da177e4 LT |
1323 | { |
1324 | #ifdef CONFIG_X86_LOCAL_APIC | |
7f8f97c3 | 1325 | int error; |
1da177e4 | 1326 | |
7f8f97c3 | 1327 | if (!acpi_table_parse(ACPI_SIG_MADT, acpi_parse_madt)) { |
1da177e4 LT |
1328 | |
1329 | /* | |
1330 | * Parse MADT LAPIC entries | |
1331 | */ | |
1332 | error = acpi_parse_madt_lapic_entries(); | |
1333 | if (!error) { | |
1334 | acpi_lapic = 1; | |
1335 | ||
911a62d4 VP |
1336 | #ifdef CONFIG_X86_GENERICARCH |
1337 | generic_bigsmp_probe(); | |
1338 | #endif | |
1da177e4 LT |
1339 | /* |
1340 | * Parse MADT IO-APIC entries | |
1341 | */ | |
1342 | error = acpi_parse_madt_ioapic_entries(); | |
1343 | if (!error) { | |
1344 | acpi_irq_model = ACPI_IRQ_MODEL_IOAPIC; | |
1345 | acpi_irq_balance_set(NULL); | |
1346 | acpi_ioapic = 1; | |
1347 | ||
1348 | smp_found_config = 1; | |
6e1cb38a | 1349 | #ifdef CONFIG_X86_32 |
3c43f039 | 1350 | setup_apic_routing(); |
6e1cb38a | 1351 | #endif |
1da177e4 LT |
1352 | } |
1353 | } | |
1354 | if (error == -EINVAL) { | |
1355 | /* | |
1356 | * Dell Precision Workstation 410, 610 come here. | |
1357 | */ | |
4be44fcd LB |
1358 | printk(KERN_ERR PREFIX |
1359 | "Invalid BIOS MADT, disabling ACPI\n"); | |
1da177e4 LT |
1360 | disable_acpi(); |
1361 | } | |
1362 | } | |
1363 | #endif | |
1364 | return; | |
1365 | } | |
1366 | ||
1855256c | 1367 | static int __init disable_acpi_irq(const struct dmi_system_id *d) |
aea00143 AP |
1368 | { |
1369 | if (!acpi_force) { | |
1370 | printk(KERN_NOTICE "%s detected: force use of acpi=noirq\n", | |
1371 | d->ident); | |
1372 | acpi_noirq_set(); | |
1373 | } | |
1374 | return 0; | |
1375 | } | |
1376 | ||
1855256c | 1377 | static int __init disable_acpi_pci(const struct dmi_system_id *d) |
aea00143 AP |
1378 | { |
1379 | if (!acpi_force) { | |
1380 | printk(KERN_NOTICE "%s detected: force use of pci=noacpi\n", | |
1381 | d->ident); | |
1382 | acpi_disable_pci(); | |
1383 | } | |
1384 | return 0; | |
1385 | } | |
aea00143 | 1386 | |
1855256c | 1387 | static int __init dmi_disable_acpi(const struct dmi_system_id *d) |
aea00143 AP |
1388 | { |
1389 | if (!acpi_force) { | |
4be44fcd | 1390 | printk(KERN_NOTICE "%s detected: acpi off\n", d->ident); |
aea00143 AP |
1391 | disable_acpi(); |
1392 | } else { | |
1393 | printk(KERN_NOTICE | |
1394 | "Warning: DMI blacklist says broken, but acpi forced\n"); | |
1395 | } | |
1396 | return 0; | |
1397 | } | |
1398 | ||
1399 | /* | |
1400 | * Limit ACPI to CPU enumeration for HT | |
1401 | */ | |
1855256c | 1402 | static int __init force_acpi_ht(const struct dmi_system_id *d) |
aea00143 AP |
1403 | { |
1404 | if (!acpi_force) { | |
4be44fcd LB |
1405 | printk(KERN_NOTICE "%s detected: force use of acpi=ht\n", |
1406 | d->ident); | |
aea00143 AP |
1407 | disable_acpi(); |
1408 | acpi_ht = 1; | |
1409 | } else { | |
1410 | printk(KERN_NOTICE | |
1411 | "Warning: acpi=force overrules DMI blacklist: acpi=ht\n"); | |
1412 | } | |
1413 | return 0; | |
1414 | } | |
1415 | ||
e2079c43 RW |
1416 | /* |
1417 | * Force ignoring BIOS IRQ0 pin2 override | |
1418 | */ | |
1419 | static int __init dmi_ignore_irq0_timer_override(const struct dmi_system_id *d) | |
1420 | { | |
8d89adf4 IM |
1421 | /* |
1422 | * The ati_ixp4x0_rev() early PCI quirk should have set | |
1423 | * the acpi_skip_timer_override flag already: | |
1424 | */ | |
1425 | if (!acpi_skip_timer_override) { | |
1426 | WARN(1, KERN_ERR "ati_ixp4x0 quirk not complete.\n"); | |
1427 | pr_notice("%s detected: Ignoring BIOS IRQ0 pin2 override\n", | |
1428 | d->ident); | |
1429 | acpi_skip_timer_override = 1; | |
1430 | } | |
e2079c43 RW |
1431 | return 0; |
1432 | } | |
1433 | ||
aea00143 AP |
1434 | /* |
1435 | * If your system is blacklisted here, but you find that acpi=force | |
1436 | * works for you, please contact acpi-devel@sourceforge.net | |
1437 | */ | |
1438 | static struct dmi_system_id __initdata acpi_dmi_table[] = { | |
1439 | /* | |
1440 | * Boxes that need ACPI disabled | |
1441 | */ | |
1442 | { | |
4be44fcd LB |
1443 | .callback = dmi_disable_acpi, |
1444 | .ident = "IBM Thinkpad", | |
1445 | .matches = { | |
1446 | DMI_MATCH(DMI_BOARD_VENDOR, "IBM"), | |
1447 | DMI_MATCH(DMI_BOARD_NAME, "2629H1G"), | |
1448 | }, | |
1449 | }, | |
aea00143 AP |
1450 | |
1451 | /* | |
1452 | * Boxes that need acpi=ht | |
1453 | */ | |
1454 | { | |
4be44fcd LB |
1455 | .callback = force_acpi_ht, |
1456 | .ident = "FSC Primergy T850", | |
1457 | .matches = { | |
1458 | DMI_MATCH(DMI_SYS_VENDOR, "FUJITSU SIEMENS"), | |
1459 | DMI_MATCH(DMI_PRODUCT_NAME, "PRIMERGY T850"), | |
1460 | }, | |
1461 | }, | |
aea00143 | 1462 | { |
4be44fcd LB |
1463 | .callback = force_acpi_ht, |
1464 | .ident = "HP VISUALIZE NT Workstation", | |
1465 | .matches = { | |
1466 | DMI_MATCH(DMI_BOARD_VENDOR, "Hewlett-Packard"), | |
1467 | DMI_MATCH(DMI_PRODUCT_NAME, "HP VISUALIZE NT Workstation"), | |
1468 | }, | |
1469 | }, | |
aea00143 | 1470 | { |
4be44fcd LB |
1471 | .callback = force_acpi_ht, |
1472 | .ident = "Compaq Workstation W8000", | |
1473 | .matches = { | |
1474 | DMI_MATCH(DMI_SYS_VENDOR, "Compaq"), | |
1475 | DMI_MATCH(DMI_PRODUCT_NAME, "Workstation W8000"), | |
1476 | }, | |
1477 | }, | |
aea00143 | 1478 | { |
4be44fcd LB |
1479 | .callback = force_acpi_ht, |
1480 | .ident = "ASUS P4B266", | |
1481 | .matches = { | |
1482 | DMI_MATCH(DMI_BOARD_VENDOR, "ASUSTeK Computer INC."), | |
1483 | DMI_MATCH(DMI_BOARD_NAME, "P4B266"), | |
1484 | }, | |
1485 | }, | |
aea00143 | 1486 | { |
4be44fcd LB |
1487 | .callback = force_acpi_ht, |
1488 | .ident = "ASUS P2B-DS", | |
1489 | .matches = { | |
1490 | DMI_MATCH(DMI_BOARD_VENDOR, "ASUSTeK Computer INC."), | |
1491 | DMI_MATCH(DMI_BOARD_NAME, "P2B-DS"), | |
1492 | }, | |
1493 | }, | |
aea00143 | 1494 | { |
4be44fcd LB |
1495 | .callback = force_acpi_ht, |
1496 | .ident = "ASUS CUR-DLS", | |
1497 | .matches = { | |
1498 | DMI_MATCH(DMI_BOARD_VENDOR, "ASUSTeK Computer INC."), | |
1499 | DMI_MATCH(DMI_BOARD_NAME, "CUR-DLS"), | |
1500 | }, | |
1501 | }, | |
aea00143 | 1502 | { |
4be44fcd LB |
1503 | .callback = force_acpi_ht, |
1504 | .ident = "ABIT i440BX-W83977", | |
1505 | .matches = { | |
1506 | DMI_MATCH(DMI_BOARD_VENDOR, "ABIT <http://www.abit.com>"), | |
1507 | DMI_MATCH(DMI_BOARD_NAME, "i440BX-W83977 (BP6)"), | |
1508 | }, | |
1509 | }, | |
aea00143 | 1510 | { |
4be44fcd LB |
1511 | .callback = force_acpi_ht, |
1512 | .ident = "IBM Bladecenter", | |
1513 | .matches = { | |
1514 | DMI_MATCH(DMI_BOARD_VENDOR, "IBM"), | |
1515 | DMI_MATCH(DMI_BOARD_NAME, "IBM eServer BladeCenter HS20"), | |
1516 | }, | |
1517 | }, | |
aea00143 | 1518 | { |
4be44fcd LB |
1519 | .callback = force_acpi_ht, |
1520 | .ident = "IBM eServer xSeries 360", | |
1521 | .matches = { | |
1522 | DMI_MATCH(DMI_BOARD_VENDOR, "IBM"), | |
1523 | DMI_MATCH(DMI_BOARD_NAME, "eServer xSeries 360"), | |
1524 | }, | |
1525 | }, | |
aea00143 | 1526 | { |
4be44fcd LB |
1527 | .callback = force_acpi_ht, |
1528 | .ident = "IBM eserver xSeries 330", | |
1529 | .matches = { | |
1530 | DMI_MATCH(DMI_BOARD_VENDOR, "IBM"), | |
1531 | DMI_MATCH(DMI_BOARD_NAME, "eserver xSeries 330"), | |
1532 | }, | |
1533 | }, | |
aea00143 | 1534 | { |
4be44fcd LB |
1535 | .callback = force_acpi_ht, |
1536 | .ident = "IBM eserver xSeries 440", | |
1537 | .matches = { | |
1538 | DMI_MATCH(DMI_BOARD_VENDOR, "IBM"), | |
1539 | DMI_MATCH(DMI_PRODUCT_NAME, "eserver xSeries 440"), | |
1540 | }, | |
1541 | }, | |
aea00143 | 1542 | |
aea00143 AP |
1543 | /* |
1544 | * Boxes that need ACPI PCI IRQ routing disabled | |
1545 | */ | |
1546 | { | |
4be44fcd LB |
1547 | .callback = disable_acpi_irq, |
1548 | .ident = "ASUS A7V", | |
1549 | .matches = { | |
1550 | DMI_MATCH(DMI_BOARD_VENDOR, "ASUSTeK Computer INC"), | |
1551 | DMI_MATCH(DMI_BOARD_NAME, "<A7V>"), | |
1552 | /* newer BIOS, Revision 1011, does work */ | |
1553 | DMI_MATCH(DMI_BIOS_VERSION, | |
1554 | "ASUS A7V ACPI BIOS Revision 1007"), | |
1555 | }, | |
1556 | }, | |
74586fca LB |
1557 | { |
1558 | /* | |
1559 | * Latest BIOS for IBM 600E (1.16) has bad pcinum | |
1560 | * for LPC bridge, which is needed for the PCI | |
1561 | * interrupt links to work. DSDT fix is in bug 5966. | |
1562 | * 2645, 2646 model numbers are shared with 600/600E/600X | |
1563 | */ | |
1564 | .callback = disable_acpi_irq, | |
1565 | .ident = "IBM Thinkpad 600 Series 2645", | |
1566 | .matches = { | |
1567 | DMI_MATCH(DMI_BOARD_VENDOR, "IBM"), | |
1568 | DMI_MATCH(DMI_BOARD_NAME, "2645"), | |
1569 | }, | |
1570 | }, | |
1571 | { | |
1572 | .callback = disable_acpi_irq, | |
1573 | .ident = "IBM Thinkpad 600 Series 2646", | |
1574 | .matches = { | |
1575 | DMI_MATCH(DMI_BOARD_VENDOR, "IBM"), | |
1576 | DMI_MATCH(DMI_BOARD_NAME, "2646"), | |
1577 | }, | |
1578 | }, | |
aea00143 AP |
1579 | /* |
1580 | * Boxes that need ACPI PCI IRQ routing and PCI scan disabled | |
1581 | */ | |
4be44fcd LB |
1582 | { /* _BBN 0 bug */ |
1583 | .callback = disable_acpi_pci, | |
1584 | .ident = "ASUS PR-DLS", | |
1585 | .matches = { | |
1586 | DMI_MATCH(DMI_BOARD_VENDOR, "ASUSTeK Computer INC."), | |
1587 | DMI_MATCH(DMI_BOARD_NAME, "PR-DLS"), | |
1588 | DMI_MATCH(DMI_BIOS_VERSION, | |
1589 | "ASUS PR-DLS ACPI BIOS Revision 1010"), | |
1590 | DMI_MATCH(DMI_BIOS_DATE, "03/21/2003") | |
1591 | }, | |
1592 | }, | |
aea00143 | 1593 | { |
4be44fcd LB |
1594 | .callback = disable_acpi_pci, |
1595 | .ident = "Acer TravelMate 36x Laptop", | |
1596 | .matches = { | |
1597 | DMI_MATCH(DMI_SYS_VENDOR, "Acer"), | |
1598 | DMI_MATCH(DMI_PRODUCT_NAME, "TravelMate 360"), | |
1599 | }, | |
1600 | }, | |
e2079c43 RW |
1601 | /* |
1602 | * HP laptops which use a DSDT reporting as HP/SB400/10000, | |
1603 | * which includes some code which overrides all temperature | |
1604 | * trip points to 16C if the INTIN2 input of the I/O APIC | |
1605 | * is enabled. This input is incorrectly designated the | |
1606 | * ISA IRQ 0 via an interrupt source override even though | |
1607 | * it is wired to the output of the master 8259A and INTIN0 | |
1608 | * is not connected at all. Force ignoring BIOS IRQ0 pin2 | |
1609 | * override in that cases. | |
1610 | */ | |
e84956f9 RW |
1611 | { |
1612 | .callback = dmi_ignore_irq0_timer_override, | |
1613 | .ident = "HP nx6115 laptop", | |
1614 | .matches = { | |
1615 | DMI_MATCH(DMI_SYS_VENDOR, "Hewlett-Packard"), | |
1616 | DMI_MATCH(DMI_PRODUCT_NAME, "HP Compaq nx6115"), | |
1617 | }, | |
1618 | }, | |
e2079c43 RW |
1619 | { |
1620 | .callback = dmi_ignore_irq0_timer_override, | |
1621 | .ident = "HP NX6125 laptop", | |
1622 | .matches = { | |
1623 | DMI_MATCH(DMI_SYS_VENDOR, "Hewlett-Packard"), | |
1624 | DMI_MATCH(DMI_PRODUCT_NAME, "HP Compaq nx6125"), | |
1625 | }, | |
1626 | }, | |
1627 | { | |
1628 | .callback = dmi_ignore_irq0_timer_override, | |
1629 | .ident = "HP NX6325 laptop", | |
1630 | .matches = { | |
1631 | DMI_MATCH(DMI_SYS_VENDOR, "Hewlett-Packard"), | |
1632 | DMI_MATCH(DMI_PRODUCT_NAME, "HP Compaq nx6325"), | |
1633 | }, | |
1634 | }, | |
e84956f9 RW |
1635 | { |
1636 | .callback = dmi_ignore_irq0_timer_override, | |
1637 | .ident = "HP 6715b laptop", | |
1638 | .matches = { | |
1639 | DMI_MATCH(DMI_SYS_VENDOR, "Hewlett-Packard"), | |
1640 | DMI_MATCH(DMI_PRODUCT_NAME, "HP Compaq 6715b"), | |
1641 | }, | |
1642 | }, | |
4be44fcd | 1643 | {} |
aea00143 AP |
1644 | }; |
1645 | ||
1da177e4 LT |
1646 | /* |
1647 | * acpi_boot_table_init() and acpi_boot_init() | |
1648 | * called from setup_arch(), always. | |
1649 | * 1. checksums all tables | |
1650 | * 2. enumerates lapics | |
1651 | * 3. enumerates io-apics | |
1652 | * | |
1653 | * acpi_table_init() is separate to allow reading SRAT without | |
1654 | * other side effects. | |
1655 | * | |
1656 | * side effects of acpi_boot_init: | |
1657 | * acpi_lapic = 1 if LAPIC found | |
1658 | * acpi_ioapic = 1 if IOAPIC found | |
1659 | * if (acpi_lapic && acpi_ioapic) smp_found_config = 1; | |
1660 | * if acpi_blacklisted() acpi_disabled = 1; | |
1661 | * acpi_irq_model=... | |
1662 | * ... | |
1663 | * | |
1664 | * return value: (currently ignored) | |
1665 | * 0: success | |
1666 | * !0: failure | |
1667 | */ | |
1668 | ||
4be44fcd | 1669 | int __init acpi_boot_table_init(void) |
1da177e4 LT |
1670 | { |
1671 | int error; | |
1672 | ||
aea00143 | 1673 | dmi_check_system(acpi_dmi_table); |
aea00143 | 1674 | |
1da177e4 LT |
1675 | /* |
1676 | * If acpi_disabled, bail out | |
1677 | * One exception: acpi=ht continues far enough to enumerate LAPICs | |
1678 | */ | |
1679 | if (acpi_disabled && !acpi_ht) | |
4be44fcd | 1680 | return 1; |
1da177e4 | 1681 | |
5f3b1a8b | 1682 | /* |
1da177e4 LT |
1683 | * Initialize the ACPI boot-time table parser. |
1684 | */ | |
1685 | error = acpi_table_init(); | |
1686 | if (error) { | |
1687 | disable_acpi(); | |
1688 | return error; | |
1689 | } | |
1da177e4 | 1690 | |
5f3b1a8b | 1691 | acpi_table_parse(ACPI_SIG_BOOT, acpi_parse_sbf); |
1da177e4 LT |
1692 | |
1693 | /* | |
1694 | * blacklist may disable ACPI entirely | |
1695 | */ | |
1696 | error = acpi_blacklisted(); | |
1697 | if (error) { | |
1da177e4 LT |
1698 | if (acpi_force) { |
1699 | printk(KERN_WARNING PREFIX "acpi=force override\n"); | |
1700 | } else { | |
1701 | printk(KERN_WARNING PREFIX "Disabling ACPI support\n"); | |
1702 | disable_acpi(); | |
1703 | return error; | |
1704 | } | |
1705 | } | |
cbf9bd60 YL |
1706 | |
1707 | return 0; | |
1708 | } | |
1709 | ||
1710 | int __init early_acpi_boot_init(void) | |
1711 | { | |
1712 | /* | |
1713 | * If acpi_disabled, bail out | |
1714 | * One exception: acpi=ht continues far enough to enumerate LAPICs | |
1715 | */ | |
1716 | if (acpi_disabled && !acpi_ht) | |
1717 | return 1; | |
1718 | ||
1719 | /* | |
1720 | * Process the Multiple APIC Description Table (MADT), if present | |
1721 | */ | |
1722 | early_acpi_process_madt(); | |
1da177e4 LT |
1723 | |
1724 | return 0; | |
1725 | } | |
1726 | ||
1da177e4 LT |
1727 | int __init acpi_boot_init(void) |
1728 | { | |
1729 | /* | |
1730 | * If acpi_disabled, bail out | |
1731 | * One exception: acpi=ht continues far enough to enumerate LAPICs | |
1732 | */ | |
1733 | if (acpi_disabled && !acpi_ht) | |
4be44fcd | 1734 | return 1; |
1da177e4 | 1735 | |
5f3b1a8b | 1736 | acpi_table_parse(ACPI_SIG_BOOT, acpi_parse_sbf); |
1da177e4 LT |
1737 | |
1738 | /* | |
1739 | * set sci_int and PM timer address | |
1740 | */ | |
ceb6c468 | 1741 | acpi_table_parse(ACPI_SIG_FADT, acpi_parse_fadt); |
1da177e4 LT |
1742 | |
1743 | /* | |
1744 | * Process the Multiple APIC Description Table (MADT), if present | |
1745 | */ | |
1746 | acpi_process_madt(); | |
1747 | ||
5f3b1a8b | 1748 | acpi_table_parse(ACPI_SIG_HPET, acpi_parse_hpet); |
1da177e4 LT |
1749 | |
1750 | return 0; | |
1751 | } | |
1a3f239d RR |
1752 | |
1753 | static int __init parse_acpi(char *arg) | |
1754 | { | |
1755 | if (!arg) | |
1756 | return -EINVAL; | |
1757 | ||
1758 | /* "acpi=off" disables both ACPI table parsing and interpreter */ | |
1759 | if (strcmp(arg, "off") == 0) { | |
1760 | disable_acpi(); | |
1761 | } | |
1762 | /* acpi=force to over-ride black-list */ | |
1763 | else if (strcmp(arg, "force") == 0) { | |
1764 | acpi_force = 1; | |
1765 | acpi_ht = 1; | |
1766 | acpi_disabled = 0; | |
1767 | } | |
1768 | /* acpi=strict disables out-of-spec workarounds */ | |
1769 | else if (strcmp(arg, "strict") == 0) { | |
1770 | acpi_strict = 1; | |
1771 | } | |
1772 | /* Limit ACPI just to boot-time to enable HT */ | |
1773 | else if (strcmp(arg, "ht") == 0) { | |
1774 | if (!acpi_force) | |
1775 | disable_acpi(); | |
1776 | acpi_ht = 1; | |
1777 | } | |
1778 | /* "acpi=noirq" disables ACPI interrupt routing */ | |
1779 | else if (strcmp(arg, "noirq") == 0) { | |
1780 | acpi_noirq_set(); | |
1781 | } else { | |
1782 | /* Core will printk when we return error. */ | |
1783 | return -EINVAL; | |
1784 | } | |
1785 | return 0; | |
1786 | } | |
1787 | early_param("acpi", parse_acpi); | |
1788 | ||
1789 | /* FIXME: Using pci= for an ACPI parameter is a travesty. */ | |
1790 | static int __init parse_pci(char *arg) | |
1791 | { | |
1792 | if (arg && strcmp(arg, "noacpi") == 0) | |
1793 | acpi_disable_pci(); | |
1794 | return 0; | |
1795 | } | |
1796 | early_param("pci", parse_pci); | |
1797 | ||
3c999f14 YL |
1798 | int __init acpi_mps_check(void) |
1799 | { | |
1800 | #if defined(CONFIG_X86_LOCAL_APIC) && !defined(CONFIG_X86_MPPARSE) | |
1801 | /* mptable code is not built-in*/ | |
1802 | if (acpi_disabled || acpi_noirq) { | |
1803 | printk(KERN_WARNING "MPS support code is not built-in.\n" | |
1804 | "Using acpi=off or acpi=noirq or pci=noacpi " | |
1805 | "may have problem\n"); | |
1806 | return 1; | |
1807 | } | |
1808 | #endif | |
1809 | return 0; | |
1810 | } | |
1811 | ||
1a3f239d RR |
1812 | #ifdef CONFIG_X86_IO_APIC |
1813 | static int __init parse_acpi_skip_timer_override(char *arg) | |
1814 | { | |
1815 | acpi_skip_timer_override = 1; | |
1816 | return 0; | |
1817 | } | |
1818 | early_param("acpi_skip_timer_override", parse_acpi_skip_timer_override); | |
fa18f477 AK |
1819 | |
1820 | static int __init parse_acpi_use_timer_override(char *arg) | |
1821 | { | |
1822 | acpi_use_timer_override = 1; | |
1823 | return 0; | |
1824 | } | |
1825 | early_param("acpi_use_timer_override", parse_acpi_use_timer_override); | |
1a3f239d RR |
1826 | #endif /* CONFIG_X86_IO_APIC */ |
1827 | ||
1828 | static int __init setup_acpi_sci(char *s) | |
1829 | { | |
1830 | if (!s) | |
1831 | return -EINVAL; | |
1832 | if (!strcmp(s, "edge")) | |
5f3b1a8b AS |
1833 | acpi_sci_flags = ACPI_MADT_TRIGGER_EDGE | |
1834 | (acpi_sci_flags & ~ACPI_MADT_TRIGGER_MASK); | |
1a3f239d | 1835 | else if (!strcmp(s, "level")) |
5f3b1a8b AS |
1836 | acpi_sci_flags = ACPI_MADT_TRIGGER_LEVEL | |
1837 | (acpi_sci_flags & ~ACPI_MADT_TRIGGER_MASK); | |
1a3f239d | 1838 | else if (!strcmp(s, "high")) |
5f3b1a8b AS |
1839 | acpi_sci_flags = ACPI_MADT_POLARITY_ACTIVE_HIGH | |
1840 | (acpi_sci_flags & ~ACPI_MADT_POLARITY_MASK); | |
1a3f239d | 1841 | else if (!strcmp(s, "low")) |
5f3b1a8b AS |
1842 | acpi_sci_flags = ACPI_MADT_POLARITY_ACTIVE_LOW | |
1843 | (acpi_sci_flags & ~ACPI_MADT_POLARITY_MASK); | |
1a3f239d RR |
1844 | else |
1845 | return -EINVAL; | |
1846 | return 0; | |
1847 | } | |
1848 | early_param("acpi_sci", setup_acpi_sci); | |
d0a9081b AM |
1849 | |
1850 | int __acpi_acquire_global_lock(unsigned int *lock) | |
1851 | { | |
1852 | unsigned int old, new, val; | |
1853 | do { | |
1854 | old = *lock; | |
1855 | new = (((old & ~0x3) + 2) + ((old >> 1) & 0x1)); | |
1856 | val = cmpxchg(lock, old, new); | |
1857 | } while (unlikely (val != old)); | |
1858 | return (new < 3) ? -1 : 0; | |
1859 | } | |
1860 | ||
1861 | int __acpi_release_global_lock(unsigned int *lock) | |
1862 | { | |
1863 | unsigned int old, new, val; | |
1864 | do { | |
1865 | old = *lock; | |
1866 | new = old & ~0x3; | |
1867 | val = cmpxchg(lock, old, new); | |
1868 | } while (unlikely (val != old)); | |
1869 | return old & 0x1; | |
1870 | } |