]>
Commit | Line | Data |
---|---|---|
b6c02715 JR |
1 | /* |
2 | * Copyright (C) 2007-2008 Advanced Micro Devices, Inc. | |
3 | * Author: Joerg Roedel <joerg.roedel@amd.com> | |
4 | * Leo Duran <leo.duran@amd.com> | |
5 | * | |
6 | * This program is free software; you can redistribute it and/or modify it | |
7 | * under the terms of the GNU General Public License version 2 as published | |
8 | * by the Free Software Foundation. | |
9 | * | |
10 | * This program is distributed in the hope that it will be useful, | |
11 | * but WITHOUT ANY WARRANTY; without even the implied warranty of | |
12 | * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the | |
13 | * GNU General Public License for more details. | |
14 | * | |
15 | * You should have received a copy of the GNU General Public License | |
16 | * along with this program; if not, write to the Free Software | |
17 | * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA | |
18 | */ | |
19 | ||
20 | #include <linux/pci.h> | |
21 | #include <linux/gfp.h> | |
22 | #include <linux/bitops.h> | |
23 | #include <linux/scatterlist.h> | |
24 | #include <linux/iommu-helper.h> | |
25 | #include <asm/proto.h> | |
46a7fa27 | 26 | #include <asm/iommu.h> |
1d9b16d1 | 27 | #include <asm/gart.h> |
b6c02715 | 28 | #include <asm/amd_iommu_types.h> |
c6da992e | 29 | #include <asm/amd_iommu.h> |
b6c02715 JR |
30 | |
31 | #define CMD_SET_TYPE(cmd, t) ((cmd)->data[1] |= ((t) << 28)) | |
32 | ||
136f78a1 JR |
33 | #define EXIT_LOOP_COUNT 10000000 |
34 | ||
b6c02715 JR |
35 | static DEFINE_RWLOCK(amd_iommu_devtable_lock); |
36 | ||
bd60b735 JR |
37 | /* A list of preallocated protection domains */ |
38 | static LIST_HEAD(iommu_pd_list); | |
39 | static DEFINE_SPINLOCK(iommu_pd_list_lock); | |
40 | ||
431b2a20 JR |
41 | /* |
42 | * general struct to manage commands send to an IOMMU | |
43 | */ | |
d6449536 | 44 | struct iommu_cmd { |
b6c02715 JR |
45 | u32 data[4]; |
46 | }; | |
47 | ||
bd0e5211 JR |
48 | static int dma_ops_unity_map(struct dma_ops_domain *dma_dom, |
49 | struct unity_map_entry *e); | |
50 | ||
431b2a20 | 51 | /* returns !0 if the IOMMU is caching non-present entries in its TLB */ |
4da70b9e JR |
52 | static int iommu_has_npcache(struct amd_iommu *iommu) |
53 | { | |
ae9b9403 | 54 | return iommu->cap & (1UL << IOMMU_CAP_NPCACHE); |
4da70b9e JR |
55 | } |
56 | ||
a80dc3e0 JR |
57 | /**************************************************************************** |
58 | * | |
59 | * Interrupt handling functions | |
60 | * | |
61 | ****************************************************************************/ | |
62 | ||
90008ee4 JR |
63 | static void iommu_print_event(void *__evt) |
64 | { | |
65 | u32 *event = __evt; | |
66 | int type = (event[1] >> EVENT_TYPE_SHIFT) & EVENT_TYPE_MASK; | |
67 | int devid = (event[0] >> EVENT_DEVID_SHIFT) & EVENT_DEVID_MASK; | |
68 | int domid = (event[1] >> EVENT_DOMID_SHIFT) & EVENT_DOMID_MASK; | |
69 | int flags = (event[1] >> EVENT_FLAGS_SHIFT) & EVENT_FLAGS_MASK; | |
70 | u64 address = (u64)(((u64)event[3]) << 32) | event[2]; | |
71 | ||
72 | printk(KERN_ERR "AMD IOMMU: Event logged ["); | |
73 | ||
74 | switch (type) { | |
75 | case EVENT_TYPE_ILL_DEV: | |
76 | printk("ILLEGAL_DEV_TABLE_ENTRY device=%02x:%02x.%x " | |
77 | "address=0x%016llx flags=0x%04x]\n", | |
78 | PCI_BUS(devid), PCI_SLOT(devid), PCI_FUNC(devid), | |
79 | address, flags); | |
80 | break; | |
81 | case EVENT_TYPE_IO_FAULT: | |
82 | printk("IO_PAGE_FAULT device=%02x:%02x.%x " | |
83 | "domain=0x%04x address=0x%016llx flags=0x%04x]\n", | |
84 | PCI_BUS(devid), PCI_SLOT(devid), PCI_FUNC(devid), | |
85 | domid, address, flags); | |
86 | break; | |
87 | case EVENT_TYPE_DEV_TAB_ERR: | |
88 | printk("DEV_TAB_HARDWARE_ERROR device=%02x:%02x.%x " | |
89 | "address=0x%016llx flags=0x%04x]\n", | |
90 | PCI_BUS(devid), PCI_SLOT(devid), PCI_FUNC(devid), | |
91 | address, flags); | |
92 | break; | |
93 | case EVENT_TYPE_PAGE_TAB_ERR: | |
94 | printk("PAGE_TAB_HARDWARE_ERROR device=%02x:%02x.%x " | |
95 | "domain=0x%04x address=0x%016llx flags=0x%04x]\n", | |
96 | PCI_BUS(devid), PCI_SLOT(devid), PCI_FUNC(devid), | |
97 | domid, address, flags); | |
98 | break; | |
99 | case EVENT_TYPE_ILL_CMD: | |
100 | printk("ILLEGAL_COMMAND_ERROR address=0x%016llx]\n", address); | |
101 | break; | |
102 | case EVENT_TYPE_CMD_HARD_ERR: | |
103 | printk("COMMAND_HARDWARE_ERROR address=0x%016llx " | |
104 | "flags=0x%04x]\n", address, flags); | |
105 | break; | |
106 | case EVENT_TYPE_IOTLB_INV_TO: | |
107 | printk("IOTLB_INV_TIMEOUT device=%02x:%02x.%x " | |
108 | "address=0x%016llx]\n", | |
109 | PCI_BUS(devid), PCI_SLOT(devid), PCI_FUNC(devid), | |
110 | address); | |
111 | break; | |
112 | case EVENT_TYPE_INV_DEV_REQ: | |
113 | printk("INVALID_DEVICE_REQUEST device=%02x:%02x.%x " | |
114 | "address=0x%016llx flags=0x%04x]\n", | |
115 | PCI_BUS(devid), PCI_SLOT(devid), PCI_FUNC(devid), | |
116 | address, flags); | |
117 | break; | |
118 | default: | |
119 | printk(KERN_ERR "UNKNOWN type=0x%02x]\n", type); | |
120 | } | |
121 | } | |
122 | ||
123 | static void iommu_poll_events(struct amd_iommu *iommu) | |
124 | { | |
125 | u32 head, tail; | |
126 | unsigned long flags; | |
127 | ||
128 | spin_lock_irqsave(&iommu->lock, flags); | |
129 | ||
130 | head = readl(iommu->mmio_base + MMIO_EVT_HEAD_OFFSET); | |
131 | tail = readl(iommu->mmio_base + MMIO_EVT_TAIL_OFFSET); | |
132 | ||
133 | while (head != tail) { | |
134 | iommu_print_event(iommu->evt_buf + head); | |
135 | head = (head + EVENT_ENTRY_SIZE) % iommu->evt_buf_size; | |
136 | } | |
137 | ||
138 | writel(head, iommu->mmio_base + MMIO_EVT_HEAD_OFFSET); | |
139 | ||
140 | spin_unlock_irqrestore(&iommu->lock, flags); | |
141 | } | |
142 | ||
a80dc3e0 JR |
143 | irqreturn_t amd_iommu_int_handler(int irq, void *data) |
144 | { | |
90008ee4 JR |
145 | struct amd_iommu *iommu; |
146 | ||
147 | list_for_each_entry(iommu, &amd_iommu_list, list) | |
148 | iommu_poll_events(iommu); | |
149 | ||
150 | return IRQ_HANDLED; | |
a80dc3e0 JR |
151 | } |
152 | ||
431b2a20 JR |
153 | /**************************************************************************** |
154 | * | |
155 | * IOMMU command queuing functions | |
156 | * | |
157 | ****************************************************************************/ | |
158 | ||
159 | /* | |
160 | * Writes the command to the IOMMUs command buffer and informs the | |
161 | * hardware about the new command. Must be called with iommu->lock held. | |
162 | */ | |
d6449536 | 163 | static int __iommu_queue_command(struct amd_iommu *iommu, struct iommu_cmd *cmd) |
a19ae1ec JR |
164 | { |
165 | u32 tail, head; | |
166 | u8 *target; | |
167 | ||
168 | tail = readl(iommu->mmio_base + MMIO_CMD_TAIL_OFFSET); | |
8a7c5ef3 | 169 | target = iommu->cmd_buf + tail; |
a19ae1ec JR |
170 | memcpy_toio(target, cmd, sizeof(*cmd)); |
171 | tail = (tail + sizeof(*cmd)) % iommu->cmd_buf_size; | |
172 | head = readl(iommu->mmio_base + MMIO_CMD_HEAD_OFFSET); | |
173 | if (tail == head) | |
174 | return -ENOMEM; | |
175 | writel(tail, iommu->mmio_base + MMIO_CMD_TAIL_OFFSET); | |
176 | ||
177 | return 0; | |
178 | } | |
179 | ||
431b2a20 JR |
180 | /* |
181 | * General queuing function for commands. Takes iommu->lock and calls | |
182 | * __iommu_queue_command(). | |
183 | */ | |
d6449536 | 184 | static int iommu_queue_command(struct amd_iommu *iommu, struct iommu_cmd *cmd) |
a19ae1ec JR |
185 | { |
186 | unsigned long flags; | |
187 | int ret; | |
188 | ||
189 | spin_lock_irqsave(&iommu->lock, flags); | |
190 | ret = __iommu_queue_command(iommu, cmd); | |
09ee17eb JR |
191 | if (!ret) |
192 | iommu->need_sync = 1; | |
a19ae1ec JR |
193 | spin_unlock_irqrestore(&iommu->lock, flags); |
194 | ||
195 | return ret; | |
196 | } | |
197 | ||
8d201968 JR |
198 | /* |
199 | * This function waits until an IOMMU has completed a completion | |
200 | * wait command | |
201 | */ | |
202 | static void __iommu_wait_for_completion(struct amd_iommu *iommu) | |
203 | { | |
204 | int ready = 0; | |
205 | unsigned status = 0; | |
206 | unsigned long i = 0; | |
207 | ||
208 | while (!ready && (i < EXIT_LOOP_COUNT)) { | |
209 | ++i; | |
210 | /* wait for the bit to become one */ | |
211 | status = readl(iommu->mmio_base + MMIO_STATUS_OFFSET); | |
212 | ready = status & MMIO_STATUS_COM_WAIT_INT_MASK; | |
213 | } | |
214 | ||
215 | /* set bit back to zero */ | |
216 | status &= ~MMIO_STATUS_COM_WAIT_INT_MASK; | |
217 | writel(status, iommu->mmio_base + MMIO_STATUS_OFFSET); | |
218 | ||
219 | if (unlikely(i == EXIT_LOOP_COUNT)) | |
220 | panic("AMD IOMMU: Completion wait loop failed\n"); | |
221 | } | |
222 | ||
223 | /* | |
224 | * This function queues a completion wait command into the command | |
225 | * buffer of an IOMMU | |
226 | */ | |
227 | static int __iommu_completion_wait(struct amd_iommu *iommu) | |
228 | { | |
229 | struct iommu_cmd cmd; | |
230 | ||
231 | memset(&cmd, 0, sizeof(cmd)); | |
232 | cmd.data[0] = CMD_COMPL_WAIT_INT_MASK; | |
233 | CMD_SET_TYPE(&cmd, CMD_COMPL_WAIT); | |
234 | ||
235 | return __iommu_queue_command(iommu, &cmd); | |
236 | } | |
237 | ||
431b2a20 JR |
238 | /* |
239 | * This function is called whenever we need to ensure that the IOMMU has | |
240 | * completed execution of all commands we sent. It sends a | |
241 | * COMPLETION_WAIT command and waits for it to finish. The IOMMU informs | |
242 | * us about that by writing a value to a physical address we pass with | |
243 | * the command. | |
244 | */ | |
a19ae1ec JR |
245 | static int iommu_completion_wait(struct amd_iommu *iommu) |
246 | { | |
8d201968 JR |
247 | int ret = 0; |
248 | unsigned long flags; | |
a19ae1ec | 249 | |
7e4f88da JR |
250 | spin_lock_irqsave(&iommu->lock, flags); |
251 | ||
09ee17eb JR |
252 | if (!iommu->need_sync) |
253 | goto out; | |
254 | ||
8d201968 | 255 | ret = __iommu_completion_wait(iommu); |
09ee17eb | 256 | |
8d201968 | 257 | iommu->need_sync = 0; |
a19ae1ec JR |
258 | |
259 | if (ret) | |
7e4f88da | 260 | goto out; |
a19ae1ec | 261 | |
8d201968 | 262 | __iommu_wait_for_completion(iommu); |
84df8175 | 263 | |
7e4f88da JR |
264 | out: |
265 | spin_unlock_irqrestore(&iommu->lock, flags); | |
a19ae1ec JR |
266 | |
267 | return 0; | |
268 | } | |
269 | ||
431b2a20 JR |
270 | /* |
271 | * Command send function for invalidating a device table entry | |
272 | */ | |
a19ae1ec JR |
273 | static int iommu_queue_inv_dev_entry(struct amd_iommu *iommu, u16 devid) |
274 | { | |
d6449536 | 275 | struct iommu_cmd cmd; |
ee2fa743 | 276 | int ret; |
a19ae1ec JR |
277 | |
278 | BUG_ON(iommu == NULL); | |
279 | ||
280 | memset(&cmd, 0, sizeof(cmd)); | |
281 | CMD_SET_TYPE(&cmd, CMD_INV_DEV_ENTRY); | |
282 | cmd.data[0] = devid; | |
283 | ||
ee2fa743 JR |
284 | ret = iommu_queue_command(iommu, &cmd); |
285 | ||
ee2fa743 | 286 | return ret; |
a19ae1ec JR |
287 | } |
288 | ||
237b6f33 JR |
289 | static void __iommu_build_inv_iommu_pages(struct iommu_cmd *cmd, u64 address, |
290 | u16 domid, int pde, int s) | |
291 | { | |
292 | memset(cmd, 0, sizeof(*cmd)); | |
293 | address &= PAGE_MASK; | |
294 | CMD_SET_TYPE(cmd, CMD_INV_IOMMU_PAGES); | |
295 | cmd->data[1] |= domid; | |
296 | cmd->data[2] = lower_32_bits(address); | |
297 | cmd->data[3] = upper_32_bits(address); | |
298 | if (s) /* size bit - we flush more than one 4kb page */ | |
299 | cmd->data[2] |= CMD_INV_IOMMU_PAGES_SIZE_MASK; | |
300 | if (pde) /* PDE bit - we wan't flush everything not only the PTEs */ | |
301 | cmd->data[2] |= CMD_INV_IOMMU_PAGES_PDE_MASK; | |
302 | } | |
303 | ||
431b2a20 JR |
304 | /* |
305 | * Generic command send function for invalidaing TLB entries | |
306 | */ | |
a19ae1ec JR |
307 | static int iommu_queue_inv_iommu_pages(struct amd_iommu *iommu, |
308 | u64 address, u16 domid, int pde, int s) | |
309 | { | |
d6449536 | 310 | struct iommu_cmd cmd; |
ee2fa743 | 311 | int ret; |
a19ae1ec | 312 | |
237b6f33 | 313 | __iommu_build_inv_iommu_pages(&cmd, address, domid, pde, s); |
a19ae1ec | 314 | |
ee2fa743 JR |
315 | ret = iommu_queue_command(iommu, &cmd); |
316 | ||
ee2fa743 | 317 | return ret; |
a19ae1ec JR |
318 | } |
319 | ||
431b2a20 JR |
320 | /* |
321 | * TLB invalidation function which is called from the mapping functions. | |
322 | * It invalidates a single PTE if the range to flush is within a single | |
323 | * page. Otherwise it flushes the whole TLB of the IOMMU. | |
324 | */ | |
a19ae1ec JR |
325 | static int iommu_flush_pages(struct amd_iommu *iommu, u16 domid, |
326 | u64 address, size_t size) | |
327 | { | |
999ba417 | 328 | int s = 0; |
e3c449f5 | 329 | unsigned pages = iommu_num_pages(address, size, PAGE_SIZE); |
a19ae1ec JR |
330 | |
331 | address &= PAGE_MASK; | |
332 | ||
999ba417 JR |
333 | if (pages > 1) { |
334 | /* | |
335 | * If we have to flush more than one page, flush all | |
336 | * TLB entries for this domain | |
337 | */ | |
338 | address = CMD_INV_IOMMU_ALL_PAGES_ADDRESS; | |
339 | s = 1; | |
a19ae1ec JR |
340 | } |
341 | ||
999ba417 JR |
342 | iommu_queue_inv_iommu_pages(iommu, address, domid, 0, s); |
343 | ||
a19ae1ec JR |
344 | return 0; |
345 | } | |
b6c02715 | 346 | |
1c655773 JR |
347 | /* Flush the whole IO/TLB for a given protection domain */ |
348 | static void iommu_flush_tlb(struct amd_iommu *iommu, u16 domid) | |
349 | { | |
350 | u64 address = CMD_INV_IOMMU_ALL_PAGES_ADDRESS; | |
351 | ||
352 | iommu_queue_inv_iommu_pages(iommu, address, domid, 0, 1); | |
353 | } | |
354 | ||
43f49609 JR |
355 | #ifdef CONFIG_IOMMU_API |
356 | /* | |
357 | * This function is used to flush the IO/TLB for a given protection domain | |
358 | * on every IOMMU in the system | |
359 | */ | |
360 | static void iommu_flush_domain(u16 domid) | |
361 | { | |
362 | unsigned long flags; | |
363 | struct amd_iommu *iommu; | |
364 | struct iommu_cmd cmd; | |
365 | ||
366 | __iommu_build_inv_iommu_pages(&cmd, CMD_INV_IOMMU_ALL_PAGES_ADDRESS, | |
367 | domid, 1, 1); | |
368 | ||
369 | list_for_each_entry(iommu, &amd_iommu_list, list) { | |
370 | spin_lock_irqsave(&iommu->lock, flags); | |
371 | __iommu_queue_command(iommu, &cmd); | |
372 | __iommu_completion_wait(iommu); | |
373 | __iommu_wait_for_completion(iommu); | |
374 | spin_unlock_irqrestore(&iommu->lock, flags); | |
375 | } | |
376 | } | |
377 | #endif | |
378 | ||
431b2a20 JR |
379 | /**************************************************************************** |
380 | * | |
381 | * The functions below are used the create the page table mappings for | |
382 | * unity mapped regions. | |
383 | * | |
384 | ****************************************************************************/ | |
385 | ||
386 | /* | |
387 | * Generic mapping functions. It maps a physical address into a DMA | |
388 | * address space. It allocates the page table pages if necessary. | |
389 | * In the future it can be extended to a generic mapping function | |
390 | * supporting all features of AMD IOMMU page tables like level skipping | |
391 | * and full 64 bit address spaces. | |
392 | */ | |
38e817fe JR |
393 | static int iommu_map_page(struct protection_domain *dom, |
394 | unsigned long bus_addr, | |
395 | unsigned long phys_addr, | |
396 | int prot) | |
bd0e5211 JR |
397 | { |
398 | u64 __pte, *pte, *page; | |
399 | ||
400 | bus_addr = PAGE_ALIGN(bus_addr); | |
bb9d4ff8 | 401 | phys_addr = PAGE_ALIGN(phys_addr); |
bd0e5211 JR |
402 | |
403 | /* only support 512GB address spaces for now */ | |
404 | if (bus_addr > IOMMU_MAP_SIZE_L3 || !(prot & IOMMU_PROT_MASK)) | |
405 | return -EINVAL; | |
406 | ||
407 | pte = &dom->pt_root[IOMMU_PTE_L2_INDEX(bus_addr)]; | |
408 | ||
409 | if (!IOMMU_PTE_PRESENT(*pte)) { | |
410 | page = (u64 *)get_zeroed_page(GFP_KERNEL); | |
411 | if (!page) | |
412 | return -ENOMEM; | |
413 | *pte = IOMMU_L2_PDE(virt_to_phys(page)); | |
414 | } | |
415 | ||
416 | pte = IOMMU_PTE_PAGE(*pte); | |
417 | pte = &pte[IOMMU_PTE_L1_INDEX(bus_addr)]; | |
418 | ||
419 | if (!IOMMU_PTE_PRESENT(*pte)) { | |
420 | page = (u64 *)get_zeroed_page(GFP_KERNEL); | |
421 | if (!page) | |
422 | return -ENOMEM; | |
423 | *pte = IOMMU_L1_PDE(virt_to_phys(page)); | |
424 | } | |
425 | ||
426 | pte = IOMMU_PTE_PAGE(*pte); | |
427 | pte = &pte[IOMMU_PTE_L0_INDEX(bus_addr)]; | |
428 | ||
429 | if (IOMMU_PTE_PRESENT(*pte)) | |
430 | return -EBUSY; | |
431 | ||
432 | __pte = phys_addr | IOMMU_PTE_P; | |
433 | if (prot & IOMMU_PROT_IR) | |
434 | __pte |= IOMMU_PTE_IR; | |
435 | if (prot & IOMMU_PROT_IW) | |
436 | __pte |= IOMMU_PTE_IW; | |
437 | ||
438 | *pte = __pte; | |
439 | ||
440 | return 0; | |
441 | } | |
442 | ||
431b2a20 JR |
443 | /* |
444 | * This function checks if a specific unity mapping entry is needed for | |
445 | * this specific IOMMU. | |
446 | */ | |
bd0e5211 JR |
447 | static int iommu_for_unity_map(struct amd_iommu *iommu, |
448 | struct unity_map_entry *entry) | |
449 | { | |
450 | u16 bdf, i; | |
451 | ||
452 | for (i = entry->devid_start; i <= entry->devid_end; ++i) { | |
453 | bdf = amd_iommu_alias_table[i]; | |
454 | if (amd_iommu_rlookup_table[bdf] == iommu) | |
455 | return 1; | |
456 | } | |
457 | ||
458 | return 0; | |
459 | } | |
460 | ||
431b2a20 JR |
461 | /* |
462 | * Init the unity mappings for a specific IOMMU in the system | |
463 | * | |
464 | * Basically iterates over all unity mapping entries and applies them to | |
465 | * the default domain DMA of that IOMMU if necessary. | |
466 | */ | |
bd0e5211 JR |
467 | static int iommu_init_unity_mappings(struct amd_iommu *iommu) |
468 | { | |
469 | struct unity_map_entry *entry; | |
470 | int ret; | |
471 | ||
472 | list_for_each_entry(entry, &amd_iommu_unity_map, list) { | |
473 | if (!iommu_for_unity_map(iommu, entry)) | |
474 | continue; | |
475 | ret = dma_ops_unity_map(iommu->default_dom, entry); | |
476 | if (ret) | |
477 | return ret; | |
478 | } | |
479 | ||
480 | return 0; | |
481 | } | |
482 | ||
431b2a20 JR |
483 | /* |
484 | * This function actually applies the mapping to the page table of the | |
485 | * dma_ops domain. | |
486 | */ | |
bd0e5211 JR |
487 | static int dma_ops_unity_map(struct dma_ops_domain *dma_dom, |
488 | struct unity_map_entry *e) | |
489 | { | |
490 | u64 addr; | |
491 | int ret; | |
492 | ||
493 | for (addr = e->address_start; addr < e->address_end; | |
494 | addr += PAGE_SIZE) { | |
38e817fe | 495 | ret = iommu_map_page(&dma_dom->domain, addr, addr, e->prot); |
bd0e5211 JR |
496 | if (ret) |
497 | return ret; | |
498 | /* | |
499 | * if unity mapping is in aperture range mark the page | |
500 | * as allocated in the aperture | |
501 | */ | |
502 | if (addr < dma_dom->aperture_size) | |
503 | __set_bit(addr >> PAGE_SHIFT, dma_dom->bitmap); | |
504 | } | |
505 | ||
506 | return 0; | |
507 | } | |
508 | ||
431b2a20 JR |
509 | /* |
510 | * Inits the unity mappings required for a specific device | |
511 | */ | |
bd0e5211 JR |
512 | static int init_unity_mappings_for_device(struct dma_ops_domain *dma_dom, |
513 | u16 devid) | |
514 | { | |
515 | struct unity_map_entry *e; | |
516 | int ret; | |
517 | ||
518 | list_for_each_entry(e, &amd_iommu_unity_map, list) { | |
519 | if (!(devid >= e->devid_start && devid <= e->devid_end)) | |
520 | continue; | |
521 | ret = dma_ops_unity_map(dma_dom, e); | |
522 | if (ret) | |
523 | return ret; | |
524 | } | |
525 | ||
526 | return 0; | |
527 | } | |
528 | ||
431b2a20 JR |
529 | /**************************************************************************** |
530 | * | |
531 | * The next functions belong to the address allocator for the dma_ops | |
532 | * interface functions. They work like the allocators in the other IOMMU | |
533 | * drivers. Its basically a bitmap which marks the allocated pages in | |
534 | * the aperture. Maybe it could be enhanced in the future to a more | |
535 | * efficient allocator. | |
536 | * | |
537 | ****************************************************************************/ | |
d3086444 | 538 | |
431b2a20 JR |
539 | /* |
540 | * The address allocator core function. | |
541 | * | |
542 | * called with domain->lock held | |
543 | */ | |
d3086444 JR |
544 | static unsigned long dma_ops_alloc_addresses(struct device *dev, |
545 | struct dma_ops_domain *dom, | |
6d4f343f | 546 | unsigned int pages, |
832a90c3 JR |
547 | unsigned long align_mask, |
548 | u64 dma_mask) | |
d3086444 | 549 | { |
40becd8d | 550 | unsigned long limit; |
d3086444 | 551 | unsigned long address; |
d3086444 JR |
552 | unsigned long boundary_size; |
553 | ||
554 | boundary_size = ALIGN(dma_get_seg_boundary(dev) + 1, | |
555 | PAGE_SIZE) >> PAGE_SHIFT; | |
40becd8d FT |
556 | limit = iommu_device_max_index(dom->aperture_size >> PAGE_SHIFT, 0, |
557 | dma_mask >> PAGE_SHIFT); | |
d3086444 | 558 | |
1c655773 | 559 | if (dom->next_bit >= limit) { |
d3086444 | 560 | dom->next_bit = 0; |
1c655773 JR |
561 | dom->need_flush = true; |
562 | } | |
d3086444 JR |
563 | |
564 | address = iommu_area_alloc(dom->bitmap, limit, dom->next_bit, pages, | |
6d4f343f | 565 | 0 , boundary_size, align_mask); |
1c655773 | 566 | if (address == -1) { |
d3086444 | 567 | address = iommu_area_alloc(dom->bitmap, limit, 0, pages, |
6d4f343f | 568 | 0, boundary_size, align_mask); |
1c655773 JR |
569 | dom->need_flush = true; |
570 | } | |
d3086444 JR |
571 | |
572 | if (likely(address != -1)) { | |
d3086444 JR |
573 | dom->next_bit = address + pages; |
574 | address <<= PAGE_SHIFT; | |
575 | } else | |
576 | address = bad_dma_address; | |
577 | ||
578 | WARN_ON((address + (PAGE_SIZE*pages)) > dom->aperture_size); | |
579 | ||
580 | return address; | |
581 | } | |
582 | ||
431b2a20 JR |
583 | /* |
584 | * The address free function. | |
585 | * | |
586 | * called with domain->lock held | |
587 | */ | |
d3086444 JR |
588 | static void dma_ops_free_addresses(struct dma_ops_domain *dom, |
589 | unsigned long address, | |
590 | unsigned int pages) | |
591 | { | |
592 | address >>= PAGE_SHIFT; | |
593 | iommu_area_free(dom->bitmap, address, pages); | |
80be308d | 594 | |
8501c45c | 595 | if (address >= dom->next_bit) |
80be308d | 596 | dom->need_flush = true; |
d3086444 JR |
597 | } |
598 | ||
431b2a20 JR |
599 | /**************************************************************************** |
600 | * | |
601 | * The next functions belong to the domain allocation. A domain is | |
602 | * allocated for every IOMMU as the default domain. If device isolation | |
603 | * is enabled, every device get its own domain. The most important thing | |
604 | * about domains is the page table mapping the DMA address space they | |
605 | * contain. | |
606 | * | |
607 | ****************************************************************************/ | |
608 | ||
ec487d1a JR |
609 | static u16 domain_id_alloc(void) |
610 | { | |
611 | unsigned long flags; | |
612 | int id; | |
613 | ||
614 | write_lock_irqsave(&amd_iommu_devtable_lock, flags); | |
615 | id = find_first_zero_bit(amd_iommu_pd_alloc_bitmap, MAX_DOMAIN_ID); | |
616 | BUG_ON(id == 0); | |
617 | if (id > 0 && id < MAX_DOMAIN_ID) | |
618 | __set_bit(id, amd_iommu_pd_alloc_bitmap); | |
619 | else | |
620 | id = 0; | |
621 | write_unlock_irqrestore(&amd_iommu_devtable_lock, flags); | |
622 | ||
623 | return id; | |
624 | } | |
625 | ||
a2acfb75 JR |
626 | #ifdef CONFIG_IOMMU_API |
627 | static void domain_id_free(int id) | |
628 | { | |
629 | unsigned long flags; | |
630 | ||
631 | write_lock_irqsave(&amd_iommu_devtable_lock, flags); | |
632 | if (id > 0 && id < MAX_DOMAIN_ID) | |
633 | __clear_bit(id, amd_iommu_pd_alloc_bitmap); | |
634 | write_unlock_irqrestore(&amd_iommu_devtable_lock, flags); | |
635 | } | |
636 | #endif | |
637 | ||
431b2a20 JR |
638 | /* |
639 | * Used to reserve address ranges in the aperture (e.g. for exclusion | |
640 | * ranges. | |
641 | */ | |
ec487d1a JR |
642 | static void dma_ops_reserve_addresses(struct dma_ops_domain *dom, |
643 | unsigned long start_page, | |
644 | unsigned int pages) | |
645 | { | |
646 | unsigned int last_page = dom->aperture_size >> PAGE_SHIFT; | |
647 | ||
648 | if (start_page + pages > last_page) | |
649 | pages = last_page - start_page; | |
650 | ||
d26dbc5c | 651 | iommu_area_reserve(dom->bitmap, start_page, pages); |
ec487d1a JR |
652 | } |
653 | ||
86db2e5d | 654 | static void free_pagetable(struct protection_domain *domain) |
ec487d1a JR |
655 | { |
656 | int i, j; | |
657 | u64 *p1, *p2, *p3; | |
658 | ||
86db2e5d | 659 | p1 = domain->pt_root; |
ec487d1a JR |
660 | |
661 | if (!p1) | |
662 | return; | |
663 | ||
664 | for (i = 0; i < 512; ++i) { | |
665 | if (!IOMMU_PTE_PRESENT(p1[i])) | |
666 | continue; | |
667 | ||
668 | p2 = IOMMU_PTE_PAGE(p1[i]); | |
3cc3d84b | 669 | for (j = 0; j < 512; ++j) { |
ec487d1a JR |
670 | if (!IOMMU_PTE_PRESENT(p2[j])) |
671 | continue; | |
672 | p3 = IOMMU_PTE_PAGE(p2[j]); | |
673 | free_page((unsigned long)p3); | |
674 | } | |
675 | ||
676 | free_page((unsigned long)p2); | |
677 | } | |
678 | ||
679 | free_page((unsigned long)p1); | |
86db2e5d JR |
680 | |
681 | domain->pt_root = NULL; | |
ec487d1a JR |
682 | } |
683 | ||
431b2a20 JR |
684 | /* |
685 | * Free a domain, only used if something went wrong in the | |
686 | * allocation path and we need to free an already allocated page table | |
687 | */ | |
ec487d1a JR |
688 | static void dma_ops_domain_free(struct dma_ops_domain *dom) |
689 | { | |
690 | if (!dom) | |
691 | return; | |
692 | ||
86db2e5d | 693 | free_pagetable(&dom->domain); |
ec487d1a JR |
694 | |
695 | kfree(dom->pte_pages); | |
696 | ||
697 | kfree(dom->bitmap); | |
698 | ||
699 | kfree(dom); | |
700 | } | |
701 | ||
431b2a20 JR |
702 | /* |
703 | * Allocates a new protection domain usable for the dma_ops functions. | |
704 | * It also intializes the page table and the address allocator data | |
705 | * structures required for the dma_ops interface | |
706 | */ | |
ec487d1a JR |
707 | static struct dma_ops_domain *dma_ops_domain_alloc(struct amd_iommu *iommu, |
708 | unsigned order) | |
709 | { | |
710 | struct dma_ops_domain *dma_dom; | |
711 | unsigned i, num_pte_pages; | |
712 | u64 *l2_pde; | |
713 | u64 address; | |
714 | ||
715 | /* | |
716 | * Currently the DMA aperture must be between 32 MB and 1GB in size | |
717 | */ | |
718 | if ((order < 25) || (order > 30)) | |
719 | return NULL; | |
720 | ||
721 | dma_dom = kzalloc(sizeof(struct dma_ops_domain), GFP_KERNEL); | |
722 | if (!dma_dom) | |
723 | return NULL; | |
724 | ||
725 | spin_lock_init(&dma_dom->domain.lock); | |
726 | ||
727 | dma_dom->domain.id = domain_id_alloc(); | |
728 | if (dma_dom->domain.id == 0) | |
729 | goto free_dma_dom; | |
730 | dma_dom->domain.mode = PAGE_MODE_3_LEVEL; | |
731 | dma_dom->domain.pt_root = (void *)get_zeroed_page(GFP_KERNEL); | |
9fdb19d6 | 732 | dma_dom->domain.flags = PD_DMA_OPS_MASK; |
ec487d1a JR |
733 | dma_dom->domain.priv = dma_dom; |
734 | if (!dma_dom->domain.pt_root) | |
735 | goto free_dma_dom; | |
736 | dma_dom->aperture_size = (1ULL << order); | |
737 | dma_dom->bitmap = kzalloc(dma_dom->aperture_size / (PAGE_SIZE * 8), | |
738 | GFP_KERNEL); | |
739 | if (!dma_dom->bitmap) | |
740 | goto free_dma_dom; | |
741 | /* | |
742 | * mark the first page as allocated so we never return 0 as | |
743 | * a valid dma-address. So we can use 0 as error value | |
744 | */ | |
745 | dma_dom->bitmap[0] = 1; | |
746 | dma_dom->next_bit = 0; | |
747 | ||
1c655773 | 748 | dma_dom->need_flush = false; |
bd60b735 | 749 | dma_dom->target_dev = 0xffff; |
1c655773 | 750 | |
431b2a20 | 751 | /* Intialize the exclusion range if necessary */ |
ec487d1a JR |
752 | if (iommu->exclusion_start && |
753 | iommu->exclusion_start < dma_dom->aperture_size) { | |
754 | unsigned long startpage = iommu->exclusion_start >> PAGE_SHIFT; | |
e3c449f5 JR |
755 | int pages = iommu_num_pages(iommu->exclusion_start, |
756 | iommu->exclusion_length, | |
757 | PAGE_SIZE); | |
ec487d1a JR |
758 | dma_ops_reserve_addresses(dma_dom, startpage, pages); |
759 | } | |
760 | ||
431b2a20 JR |
761 | /* |
762 | * At the last step, build the page tables so we don't need to | |
763 | * allocate page table pages in the dma_ops mapping/unmapping | |
764 | * path. | |
765 | */ | |
ec487d1a JR |
766 | num_pte_pages = dma_dom->aperture_size / (PAGE_SIZE * 512); |
767 | dma_dom->pte_pages = kzalloc(num_pte_pages * sizeof(void *), | |
768 | GFP_KERNEL); | |
769 | if (!dma_dom->pte_pages) | |
770 | goto free_dma_dom; | |
771 | ||
772 | l2_pde = (u64 *)get_zeroed_page(GFP_KERNEL); | |
773 | if (l2_pde == NULL) | |
774 | goto free_dma_dom; | |
775 | ||
776 | dma_dom->domain.pt_root[0] = IOMMU_L2_PDE(virt_to_phys(l2_pde)); | |
777 | ||
778 | for (i = 0; i < num_pte_pages; ++i) { | |
779 | dma_dom->pte_pages[i] = (u64 *)get_zeroed_page(GFP_KERNEL); | |
780 | if (!dma_dom->pte_pages[i]) | |
781 | goto free_dma_dom; | |
782 | address = virt_to_phys(dma_dom->pte_pages[i]); | |
783 | l2_pde[i] = IOMMU_L1_PDE(address); | |
784 | } | |
785 | ||
786 | return dma_dom; | |
787 | ||
788 | free_dma_dom: | |
789 | dma_ops_domain_free(dma_dom); | |
790 | ||
791 | return NULL; | |
792 | } | |
793 | ||
431b2a20 JR |
794 | /* |
795 | * Find out the protection domain structure for a given PCI device. This | |
796 | * will give us the pointer to the page table root for example. | |
797 | */ | |
b20ac0d4 JR |
798 | static struct protection_domain *domain_for_device(u16 devid) |
799 | { | |
800 | struct protection_domain *dom; | |
801 | unsigned long flags; | |
802 | ||
803 | read_lock_irqsave(&amd_iommu_devtable_lock, flags); | |
804 | dom = amd_iommu_pd_table[devid]; | |
805 | read_unlock_irqrestore(&amd_iommu_devtable_lock, flags); | |
806 | ||
807 | return dom; | |
808 | } | |
809 | ||
431b2a20 JR |
810 | /* |
811 | * If a device is not yet associated with a domain, this function does | |
812 | * assigns it visible for the hardware | |
813 | */ | |
b20ac0d4 JR |
814 | static void set_device_domain(struct amd_iommu *iommu, |
815 | struct protection_domain *domain, | |
816 | u16 devid) | |
817 | { | |
818 | unsigned long flags; | |
819 | ||
820 | u64 pte_root = virt_to_phys(domain->pt_root); | |
821 | ||
38ddf41b JR |
822 | pte_root |= (domain->mode & DEV_ENTRY_MODE_MASK) |
823 | << DEV_ENTRY_MODE_SHIFT; | |
824 | pte_root |= IOMMU_PTE_IR | IOMMU_PTE_IW | IOMMU_PTE_P | IOMMU_PTE_TV; | |
b20ac0d4 JR |
825 | |
826 | write_lock_irqsave(&amd_iommu_devtable_lock, flags); | |
38ddf41b JR |
827 | amd_iommu_dev_table[devid].data[0] = lower_32_bits(pte_root); |
828 | amd_iommu_dev_table[devid].data[1] = upper_32_bits(pte_root); | |
b20ac0d4 JR |
829 | amd_iommu_dev_table[devid].data[2] = domain->id; |
830 | ||
831 | amd_iommu_pd_table[devid] = domain; | |
832 | write_unlock_irqrestore(&amd_iommu_devtable_lock, flags); | |
833 | ||
834 | iommu_queue_inv_dev_entry(iommu, devid); | |
b20ac0d4 JR |
835 | } |
836 | ||
431b2a20 JR |
837 | /***************************************************************************** |
838 | * | |
839 | * The next functions belong to the dma_ops mapping/unmapping code. | |
840 | * | |
841 | *****************************************************************************/ | |
842 | ||
dbcc112e JR |
843 | /* |
844 | * This function checks if the driver got a valid device from the caller to | |
845 | * avoid dereferencing invalid pointers. | |
846 | */ | |
847 | static bool check_device(struct device *dev) | |
848 | { | |
849 | if (!dev || !dev->dma_mask) | |
850 | return false; | |
851 | ||
852 | return true; | |
853 | } | |
854 | ||
bd60b735 JR |
855 | /* |
856 | * In this function the list of preallocated protection domains is traversed to | |
857 | * find the domain for a specific device | |
858 | */ | |
859 | static struct dma_ops_domain *find_protection_domain(u16 devid) | |
860 | { | |
861 | struct dma_ops_domain *entry, *ret = NULL; | |
862 | unsigned long flags; | |
863 | ||
864 | if (list_empty(&iommu_pd_list)) | |
865 | return NULL; | |
866 | ||
867 | spin_lock_irqsave(&iommu_pd_list_lock, flags); | |
868 | ||
869 | list_for_each_entry(entry, &iommu_pd_list, list) { | |
870 | if (entry->target_dev == devid) { | |
871 | ret = entry; | |
bd60b735 JR |
872 | break; |
873 | } | |
874 | } | |
875 | ||
876 | spin_unlock_irqrestore(&iommu_pd_list_lock, flags); | |
877 | ||
878 | return ret; | |
879 | } | |
880 | ||
431b2a20 JR |
881 | /* |
882 | * In the dma_ops path we only have the struct device. This function | |
883 | * finds the corresponding IOMMU, the protection domain and the | |
884 | * requestor id for a given device. | |
885 | * If the device is not yet associated with a domain this is also done | |
886 | * in this function. | |
887 | */ | |
b20ac0d4 JR |
888 | static int get_device_resources(struct device *dev, |
889 | struct amd_iommu **iommu, | |
890 | struct protection_domain **domain, | |
891 | u16 *bdf) | |
892 | { | |
893 | struct dma_ops_domain *dma_dom; | |
894 | struct pci_dev *pcidev; | |
895 | u16 _bdf; | |
896 | ||
dbcc112e JR |
897 | *iommu = NULL; |
898 | *domain = NULL; | |
899 | *bdf = 0xffff; | |
900 | ||
901 | if (dev->bus != &pci_bus_type) | |
902 | return 0; | |
b20ac0d4 JR |
903 | |
904 | pcidev = to_pci_dev(dev); | |
d591b0a3 | 905 | _bdf = calc_devid(pcidev->bus->number, pcidev->devfn); |
b20ac0d4 | 906 | |
431b2a20 | 907 | /* device not translated by any IOMMU in the system? */ |
dbcc112e | 908 | if (_bdf > amd_iommu_last_bdf) |
b20ac0d4 | 909 | return 0; |
b20ac0d4 JR |
910 | |
911 | *bdf = amd_iommu_alias_table[_bdf]; | |
912 | ||
913 | *iommu = amd_iommu_rlookup_table[*bdf]; | |
914 | if (*iommu == NULL) | |
915 | return 0; | |
b20ac0d4 JR |
916 | *domain = domain_for_device(*bdf); |
917 | if (*domain == NULL) { | |
bd60b735 JR |
918 | dma_dom = find_protection_domain(*bdf); |
919 | if (!dma_dom) | |
920 | dma_dom = (*iommu)->default_dom; | |
b20ac0d4 JR |
921 | *domain = &dma_dom->domain; |
922 | set_device_domain(*iommu, *domain, *bdf); | |
923 | printk(KERN_INFO "AMD IOMMU: Using protection domain %d for " | |
924 | "device ", (*domain)->id); | |
925 | print_devid(_bdf, 1); | |
926 | } | |
927 | ||
f91ba190 JR |
928 | if (domain_for_device(_bdf) == NULL) |
929 | set_device_domain(*iommu, *domain, _bdf); | |
930 | ||
b20ac0d4 JR |
931 | return 1; |
932 | } | |
933 | ||
431b2a20 JR |
934 | /* |
935 | * This is the generic map function. It maps one 4kb page at paddr to | |
936 | * the given address in the DMA address space for the domain. | |
937 | */ | |
cb76c322 JR |
938 | static dma_addr_t dma_ops_domain_map(struct amd_iommu *iommu, |
939 | struct dma_ops_domain *dom, | |
940 | unsigned long address, | |
941 | phys_addr_t paddr, | |
942 | int direction) | |
943 | { | |
944 | u64 *pte, __pte; | |
945 | ||
946 | WARN_ON(address > dom->aperture_size); | |
947 | ||
948 | paddr &= PAGE_MASK; | |
949 | ||
950 | pte = dom->pte_pages[IOMMU_PTE_L1_INDEX(address)]; | |
951 | pte += IOMMU_PTE_L0_INDEX(address); | |
952 | ||
953 | __pte = paddr | IOMMU_PTE_P | IOMMU_PTE_FC; | |
954 | ||
955 | if (direction == DMA_TO_DEVICE) | |
956 | __pte |= IOMMU_PTE_IR; | |
957 | else if (direction == DMA_FROM_DEVICE) | |
958 | __pte |= IOMMU_PTE_IW; | |
959 | else if (direction == DMA_BIDIRECTIONAL) | |
960 | __pte |= IOMMU_PTE_IR | IOMMU_PTE_IW; | |
961 | ||
962 | WARN_ON(*pte); | |
963 | ||
964 | *pte = __pte; | |
965 | ||
966 | return (dma_addr_t)address; | |
967 | } | |
968 | ||
431b2a20 JR |
969 | /* |
970 | * The generic unmapping function for on page in the DMA address space. | |
971 | */ | |
cb76c322 JR |
972 | static void dma_ops_domain_unmap(struct amd_iommu *iommu, |
973 | struct dma_ops_domain *dom, | |
974 | unsigned long address) | |
975 | { | |
976 | u64 *pte; | |
977 | ||
978 | if (address >= dom->aperture_size) | |
979 | return; | |
980 | ||
8ad909c4 | 981 | WARN_ON(address & ~PAGE_MASK || address >= dom->aperture_size); |
cb76c322 JR |
982 | |
983 | pte = dom->pte_pages[IOMMU_PTE_L1_INDEX(address)]; | |
984 | pte += IOMMU_PTE_L0_INDEX(address); | |
985 | ||
986 | WARN_ON(!*pte); | |
987 | ||
988 | *pte = 0ULL; | |
989 | } | |
990 | ||
431b2a20 JR |
991 | /* |
992 | * This function contains common code for mapping of a physically | |
24f81160 JR |
993 | * contiguous memory region into DMA address space. It is used by all |
994 | * mapping functions provided with this IOMMU driver. | |
431b2a20 JR |
995 | * Must be called with the domain lock held. |
996 | */ | |
cb76c322 JR |
997 | static dma_addr_t __map_single(struct device *dev, |
998 | struct amd_iommu *iommu, | |
999 | struct dma_ops_domain *dma_dom, | |
1000 | phys_addr_t paddr, | |
1001 | size_t size, | |
6d4f343f | 1002 | int dir, |
832a90c3 JR |
1003 | bool align, |
1004 | u64 dma_mask) | |
cb76c322 JR |
1005 | { |
1006 | dma_addr_t offset = paddr & ~PAGE_MASK; | |
1007 | dma_addr_t address, start; | |
1008 | unsigned int pages; | |
6d4f343f | 1009 | unsigned long align_mask = 0; |
cb76c322 JR |
1010 | int i; |
1011 | ||
e3c449f5 | 1012 | pages = iommu_num_pages(paddr, size, PAGE_SIZE); |
cb76c322 JR |
1013 | paddr &= PAGE_MASK; |
1014 | ||
6d4f343f JR |
1015 | if (align) |
1016 | align_mask = (1UL << get_order(size)) - 1; | |
1017 | ||
832a90c3 JR |
1018 | address = dma_ops_alloc_addresses(dev, dma_dom, pages, align_mask, |
1019 | dma_mask); | |
cb76c322 JR |
1020 | if (unlikely(address == bad_dma_address)) |
1021 | goto out; | |
1022 | ||
1023 | start = address; | |
1024 | for (i = 0; i < pages; ++i) { | |
1025 | dma_ops_domain_map(iommu, dma_dom, start, paddr, dir); | |
1026 | paddr += PAGE_SIZE; | |
1027 | start += PAGE_SIZE; | |
1028 | } | |
1029 | address += offset; | |
1030 | ||
afa9fdc2 | 1031 | if (unlikely(dma_dom->need_flush && !amd_iommu_unmap_flush)) { |
1c655773 JR |
1032 | iommu_flush_tlb(iommu, dma_dom->domain.id); |
1033 | dma_dom->need_flush = false; | |
1034 | } else if (unlikely(iommu_has_npcache(iommu))) | |
270cab24 JR |
1035 | iommu_flush_pages(iommu, dma_dom->domain.id, address, size); |
1036 | ||
cb76c322 JR |
1037 | out: |
1038 | return address; | |
1039 | } | |
1040 | ||
431b2a20 JR |
1041 | /* |
1042 | * Does the reverse of the __map_single function. Must be called with | |
1043 | * the domain lock held too | |
1044 | */ | |
cb76c322 JR |
1045 | static void __unmap_single(struct amd_iommu *iommu, |
1046 | struct dma_ops_domain *dma_dom, | |
1047 | dma_addr_t dma_addr, | |
1048 | size_t size, | |
1049 | int dir) | |
1050 | { | |
1051 | dma_addr_t i, start; | |
1052 | unsigned int pages; | |
1053 | ||
b8d9905d JR |
1054 | if ((dma_addr == bad_dma_address) || |
1055 | (dma_addr + size > dma_dom->aperture_size)) | |
cb76c322 JR |
1056 | return; |
1057 | ||
e3c449f5 | 1058 | pages = iommu_num_pages(dma_addr, size, PAGE_SIZE); |
cb76c322 JR |
1059 | dma_addr &= PAGE_MASK; |
1060 | start = dma_addr; | |
1061 | ||
1062 | for (i = 0; i < pages; ++i) { | |
1063 | dma_ops_domain_unmap(iommu, dma_dom, start); | |
1064 | start += PAGE_SIZE; | |
1065 | } | |
1066 | ||
1067 | dma_ops_free_addresses(dma_dom, dma_addr, pages); | |
270cab24 | 1068 | |
80be308d | 1069 | if (amd_iommu_unmap_flush || dma_dom->need_flush) { |
1c655773 | 1070 | iommu_flush_pages(iommu, dma_dom->domain.id, dma_addr, size); |
80be308d JR |
1071 | dma_dom->need_flush = false; |
1072 | } | |
cb76c322 JR |
1073 | } |
1074 | ||
431b2a20 JR |
1075 | /* |
1076 | * The exported map_single function for dma_ops. | |
1077 | */ | |
4da70b9e JR |
1078 | static dma_addr_t map_single(struct device *dev, phys_addr_t paddr, |
1079 | size_t size, int dir) | |
1080 | { | |
1081 | unsigned long flags; | |
1082 | struct amd_iommu *iommu; | |
1083 | struct protection_domain *domain; | |
1084 | u16 devid; | |
1085 | dma_addr_t addr; | |
832a90c3 | 1086 | u64 dma_mask; |
4da70b9e | 1087 | |
dbcc112e JR |
1088 | if (!check_device(dev)) |
1089 | return bad_dma_address; | |
1090 | ||
832a90c3 | 1091 | dma_mask = *dev->dma_mask; |
4da70b9e JR |
1092 | |
1093 | get_device_resources(dev, &iommu, &domain, &devid); | |
1094 | ||
1095 | if (iommu == NULL || domain == NULL) | |
431b2a20 | 1096 | /* device not handled by any AMD IOMMU */ |
4da70b9e JR |
1097 | return (dma_addr_t)paddr; |
1098 | ||
1099 | spin_lock_irqsave(&domain->lock, flags); | |
832a90c3 JR |
1100 | addr = __map_single(dev, iommu, domain->priv, paddr, size, dir, false, |
1101 | dma_mask); | |
4da70b9e JR |
1102 | if (addr == bad_dma_address) |
1103 | goto out; | |
1104 | ||
09ee17eb | 1105 | iommu_completion_wait(iommu); |
4da70b9e JR |
1106 | |
1107 | out: | |
1108 | spin_unlock_irqrestore(&domain->lock, flags); | |
1109 | ||
1110 | return addr; | |
1111 | } | |
1112 | ||
431b2a20 JR |
1113 | /* |
1114 | * The exported unmap_single function for dma_ops. | |
1115 | */ | |
4da70b9e JR |
1116 | static void unmap_single(struct device *dev, dma_addr_t dma_addr, |
1117 | size_t size, int dir) | |
1118 | { | |
1119 | unsigned long flags; | |
1120 | struct amd_iommu *iommu; | |
1121 | struct protection_domain *domain; | |
1122 | u16 devid; | |
1123 | ||
dbcc112e JR |
1124 | if (!check_device(dev) || |
1125 | !get_device_resources(dev, &iommu, &domain, &devid)) | |
431b2a20 | 1126 | /* device not handled by any AMD IOMMU */ |
4da70b9e JR |
1127 | return; |
1128 | ||
1129 | spin_lock_irqsave(&domain->lock, flags); | |
1130 | ||
1131 | __unmap_single(iommu, domain->priv, dma_addr, size, dir); | |
1132 | ||
09ee17eb | 1133 | iommu_completion_wait(iommu); |
4da70b9e JR |
1134 | |
1135 | spin_unlock_irqrestore(&domain->lock, flags); | |
1136 | } | |
1137 | ||
431b2a20 JR |
1138 | /* |
1139 | * This is a special map_sg function which is used if we should map a | |
1140 | * device which is not handled by an AMD IOMMU in the system. | |
1141 | */ | |
65b050ad JR |
1142 | static int map_sg_no_iommu(struct device *dev, struct scatterlist *sglist, |
1143 | int nelems, int dir) | |
1144 | { | |
1145 | struct scatterlist *s; | |
1146 | int i; | |
1147 | ||
1148 | for_each_sg(sglist, s, nelems, i) { | |
1149 | s->dma_address = (dma_addr_t)sg_phys(s); | |
1150 | s->dma_length = s->length; | |
1151 | } | |
1152 | ||
1153 | return nelems; | |
1154 | } | |
1155 | ||
431b2a20 JR |
1156 | /* |
1157 | * The exported map_sg function for dma_ops (handles scatter-gather | |
1158 | * lists). | |
1159 | */ | |
65b050ad JR |
1160 | static int map_sg(struct device *dev, struct scatterlist *sglist, |
1161 | int nelems, int dir) | |
1162 | { | |
1163 | unsigned long flags; | |
1164 | struct amd_iommu *iommu; | |
1165 | struct protection_domain *domain; | |
1166 | u16 devid; | |
1167 | int i; | |
1168 | struct scatterlist *s; | |
1169 | phys_addr_t paddr; | |
1170 | int mapped_elems = 0; | |
832a90c3 | 1171 | u64 dma_mask; |
65b050ad | 1172 | |
dbcc112e JR |
1173 | if (!check_device(dev)) |
1174 | return 0; | |
1175 | ||
832a90c3 | 1176 | dma_mask = *dev->dma_mask; |
65b050ad JR |
1177 | |
1178 | get_device_resources(dev, &iommu, &domain, &devid); | |
1179 | ||
1180 | if (!iommu || !domain) | |
1181 | return map_sg_no_iommu(dev, sglist, nelems, dir); | |
1182 | ||
1183 | spin_lock_irqsave(&domain->lock, flags); | |
1184 | ||
1185 | for_each_sg(sglist, s, nelems, i) { | |
1186 | paddr = sg_phys(s); | |
1187 | ||
1188 | s->dma_address = __map_single(dev, iommu, domain->priv, | |
832a90c3 JR |
1189 | paddr, s->length, dir, false, |
1190 | dma_mask); | |
65b050ad JR |
1191 | |
1192 | if (s->dma_address) { | |
1193 | s->dma_length = s->length; | |
1194 | mapped_elems++; | |
1195 | } else | |
1196 | goto unmap; | |
65b050ad JR |
1197 | } |
1198 | ||
09ee17eb | 1199 | iommu_completion_wait(iommu); |
65b050ad JR |
1200 | |
1201 | out: | |
1202 | spin_unlock_irqrestore(&domain->lock, flags); | |
1203 | ||
1204 | return mapped_elems; | |
1205 | unmap: | |
1206 | for_each_sg(sglist, s, mapped_elems, i) { | |
1207 | if (s->dma_address) | |
1208 | __unmap_single(iommu, domain->priv, s->dma_address, | |
1209 | s->dma_length, dir); | |
1210 | s->dma_address = s->dma_length = 0; | |
1211 | } | |
1212 | ||
1213 | mapped_elems = 0; | |
1214 | ||
1215 | goto out; | |
1216 | } | |
1217 | ||
431b2a20 JR |
1218 | /* |
1219 | * The exported map_sg function for dma_ops (handles scatter-gather | |
1220 | * lists). | |
1221 | */ | |
65b050ad JR |
1222 | static void unmap_sg(struct device *dev, struct scatterlist *sglist, |
1223 | int nelems, int dir) | |
1224 | { | |
1225 | unsigned long flags; | |
1226 | struct amd_iommu *iommu; | |
1227 | struct protection_domain *domain; | |
1228 | struct scatterlist *s; | |
1229 | u16 devid; | |
1230 | int i; | |
1231 | ||
dbcc112e JR |
1232 | if (!check_device(dev) || |
1233 | !get_device_resources(dev, &iommu, &domain, &devid)) | |
65b050ad JR |
1234 | return; |
1235 | ||
1236 | spin_lock_irqsave(&domain->lock, flags); | |
1237 | ||
1238 | for_each_sg(sglist, s, nelems, i) { | |
1239 | __unmap_single(iommu, domain->priv, s->dma_address, | |
1240 | s->dma_length, dir); | |
65b050ad JR |
1241 | s->dma_address = s->dma_length = 0; |
1242 | } | |
1243 | ||
09ee17eb | 1244 | iommu_completion_wait(iommu); |
65b050ad JR |
1245 | |
1246 | spin_unlock_irqrestore(&domain->lock, flags); | |
1247 | } | |
1248 | ||
431b2a20 JR |
1249 | /* |
1250 | * The exported alloc_coherent function for dma_ops. | |
1251 | */ | |
5d8b53cf JR |
1252 | static void *alloc_coherent(struct device *dev, size_t size, |
1253 | dma_addr_t *dma_addr, gfp_t flag) | |
1254 | { | |
1255 | unsigned long flags; | |
1256 | void *virt_addr; | |
1257 | struct amd_iommu *iommu; | |
1258 | struct protection_domain *domain; | |
1259 | u16 devid; | |
1260 | phys_addr_t paddr; | |
832a90c3 | 1261 | u64 dma_mask = dev->coherent_dma_mask; |
5d8b53cf | 1262 | |
dbcc112e JR |
1263 | if (!check_device(dev)) |
1264 | return NULL; | |
5d8b53cf | 1265 | |
13d9fead FT |
1266 | if (!get_device_resources(dev, &iommu, &domain, &devid)) |
1267 | flag &= ~(__GFP_DMA | __GFP_HIGHMEM | __GFP_DMA32); | |
5d8b53cf | 1268 | |
c97ac535 | 1269 | flag |= __GFP_ZERO; |
5d8b53cf JR |
1270 | virt_addr = (void *)__get_free_pages(flag, get_order(size)); |
1271 | if (!virt_addr) | |
1272 | return 0; | |
1273 | ||
5d8b53cf JR |
1274 | paddr = virt_to_phys(virt_addr); |
1275 | ||
5d8b53cf JR |
1276 | if (!iommu || !domain) { |
1277 | *dma_addr = (dma_addr_t)paddr; | |
1278 | return virt_addr; | |
1279 | } | |
1280 | ||
832a90c3 JR |
1281 | if (!dma_mask) |
1282 | dma_mask = *dev->dma_mask; | |
1283 | ||
5d8b53cf JR |
1284 | spin_lock_irqsave(&domain->lock, flags); |
1285 | ||
1286 | *dma_addr = __map_single(dev, iommu, domain->priv, paddr, | |
832a90c3 | 1287 | size, DMA_BIDIRECTIONAL, true, dma_mask); |
5d8b53cf JR |
1288 | |
1289 | if (*dma_addr == bad_dma_address) { | |
1290 | free_pages((unsigned long)virt_addr, get_order(size)); | |
1291 | virt_addr = NULL; | |
1292 | goto out; | |
1293 | } | |
1294 | ||
09ee17eb | 1295 | iommu_completion_wait(iommu); |
5d8b53cf JR |
1296 | |
1297 | out: | |
1298 | spin_unlock_irqrestore(&domain->lock, flags); | |
1299 | ||
1300 | return virt_addr; | |
1301 | } | |
1302 | ||
431b2a20 JR |
1303 | /* |
1304 | * The exported free_coherent function for dma_ops. | |
431b2a20 | 1305 | */ |
5d8b53cf JR |
1306 | static void free_coherent(struct device *dev, size_t size, |
1307 | void *virt_addr, dma_addr_t dma_addr) | |
1308 | { | |
1309 | unsigned long flags; | |
1310 | struct amd_iommu *iommu; | |
1311 | struct protection_domain *domain; | |
1312 | u16 devid; | |
1313 | ||
dbcc112e JR |
1314 | if (!check_device(dev)) |
1315 | return; | |
1316 | ||
5d8b53cf JR |
1317 | get_device_resources(dev, &iommu, &domain, &devid); |
1318 | ||
1319 | if (!iommu || !domain) | |
1320 | goto free_mem; | |
1321 | ||
1322 | spin_lock_irqsave(&domain->lock, flags); | |
1323 | ||
1324 | __unmap_single(iommu, domain->priv, dma_addr, size, DMA_BIDIRECTIONAL); | |
5d8b53cf | 1325 | |
09ee17eb | 1326 | iommu_completion_wait(iommu); |
5d8b53cf JR |
1327 | |
1328 | spin_unlock_irqrestore(&domain->lock, flags); | |
1329 | ||
1330 | free_mem: | |
1331 | free_pages((unsigned long)virt_addr, get_order(size)); | |
1332 | } | |
1333 | ||
b39ba6ad JR |
1334 | /* |
1335 | * This function is called by the DMA layer to find out if we can handle a | |
1336 | * particular device. It is part of the dma_ops. | |
1337 | */ | |
1338 | static int amd_iommu_dma_supported(struct device *dev, u64 mask) | |
1339 | { | |
1340 | u16 bdf; | |
1341 | struct pci_dev *pcidev; | |
1342 | ||
1343 | /* No device or no PCI device */ | |
1344 | if (!dev || dev->bus != &pci_bus_type) | |
1345 | return 0; | |
1346 | ||
1347 | pcidev = to_pci_dev(dev); | |
1348 | ||
1349 | bdf = calc_devid(pcidev->bus->number, pcidev->devfn); | |
1350 | ||
1351 | /* Out of our scope? */ | |
1352 | if (bdf > amd_iommu_last_bdf) | |
1353 | return 0; | |
1354 | ||
1355 | return 1; | |
1356 | } | |
1357 | ||
c432f3df | 1358 | /* |
431b2a20 JR |
1359 | * The function for pre-allocating protection domains. |
1360 | * | |
c432f3df JR |
1361 | * If the driver core informs the DMA layer if a driver grabs a device |
1362 | * we don't need to preallocate the protection domains anymore. | |
1363 | * For now we have to. | |
1364 | */ | |
1365 | void prealloc_protection_domains(void) | |
1366 | { | |
1367 | struct pci_dev *dev = NULL; | |
1368 | struct dma_ops_domain *dma_dom; | |
1369 | struct amd_iommu *iommu; | |
1370 | int order = amd_iommu_aperture_order; | |
1371 | u16 devid; | |
1372 | ||
1373 | while ((dev = pci_get_device(PCI_ANY_ID, PCI_ANY_ID, dev)) != NULL) { | |
1374 | devid = (dev->bus->number << 8) | dev->devfn; | |
3a61ec38 | 1375 | if (devid > amd_iommu_last_bdf) |
c432f3df JR |
1376 | continue; |
1377 | devid = amd_iommu_alias_table[devid]; | |
1378 | if (domain_for_device(devid)) | |
1379 | continue; | |
1380 | iommu = amd_iommu_rlookup_table[devid]; | |
1381 | if (!iommu) | |
1382 | continue; | |
1383 | dma_dom = dma_ops_domain_alloc(iommu, order); | |
1384 | if (!dma_dom) | |
1385 | continue; | |
1386 | init_unity_mappings_for_device(dma_dom, devid); | |
bd60b735 JR |
1387 | dma_dom->target_dev = devid; |
1388 | ||
1389 | list_add_tail(&dma_dom->list, &iommu_pd_list); | |
c432f3df JR |
1390 | } |
1391 | } | |
1392 | ||
6631ee9d JR |
1393 | static struct dma_mapping_ops amd_iommu_dma_ops = { |
1394 | .alloc_coherent = alloc_coherent, | |
1395 | .free_coherent = free_coherent, | |
1396 | .map_single = map_single, | |
1397 | .unmap_single = unmap_single, | |
1398 | .map_sg = map_sg, | |
1399 | .unmap_sg = unmap_sg, | |
b39ba6ad | 1400 | .dma_supported = amd_iommu_dma_supported, |
6631ee9d JR |
1401 | }; |
1402 | ||
431b2a20 JR |
1403 | /* |
1404 | * The function which clues the AMD IOMMU driver into dma_ops. | |
1405 | */ | |
6631ee9d JR |
1406 | int __init amd_iommu_init_dma_ops(void) |
1407 | { | |
1408 | struct amd_iommu *iommu; | |
1409 | int order = amd_iommu_aperture_order; | |
1410 | int ret; | |
1411 | ||
431b2a20 JR |
1412 | /* |
1413 | * first allocate a default protection domain for every IOMMU we | |
1414 | * found in the system. Devices not assigned to any other | |
1415 | * protection domain will be assigned to the default one. | |
1416 | */ | |
6631ee9d JR |
1417 | list_for_each_entry(iommu, &amd_iommu_list, list) { |
1418 | iommu->default_dom = dma_ops_domain_alloc(iommu, order); | |
1419 | if (iommu->default_dom == NULL) | |
1420 | return -ENOMEM; | |
1421 | ret = iommu_init_unity_mappings(iommu); | |
1422 | if (ret) | |
1423 | goto free_domains; | |
1424 | } | |
1425 | ||
431b2a20 JR |
1426 | /* |
1427 | * If device isolation is enabled, pre-allocate the protection | |
1428 | * domains for each device. | |
1429 | */ | |
6631ee9d JR |
1430 | if (amd_iommu_isolate) |
1431 | prealloc_protection_domains(); | |
1432 | ||
1433 | iommu_detected = 1; | |
1434 | force_iommu = 1; | |
1435 | bad_dma_address = 0; | |
92af4e29 | 1436 | #ifdef CONFIG_GART_IOMMU |
6631ee9d JR |
1437 | gart_iommu_aperture_disabled = 1; |
1438 | gart_iommu_aperture = 0; | |
92af4e29 | 1439 | #endif |
6631ee9d | 1440 | |
431b2a20 | 1441 | /* Make the driver finally visible to the drivers */ |
6631ee9d JR |
1442 | dma_ops = &amd_iommu_dma_ops; |
1443 | ||
1444 | return 0; | |
1445 | ||
1446 | free_domains: | |
1447 | ||
1448 | list_for_each_entry(iommu, &amd_iommu_list, list) { | |
1449 | if (iommu->default_dom) | |
1450 | dma_ops_domain_free(iommu->default_dom); | |
1451 | } | |
1452 | ||
1453 | return ret; | |
1454 | } |