]>
Commit | Line | Data |
---|---|---|
1da177e4 LT |
1 | /* |
2 | * Intel IO-APIC support for multi-Pentium hosts. | |
3 | * | |
8f47e163 | 4 | * Copyright (C) 1997, 1998, 1999, 2000, 2009 Ingo Molnar, Hajnalka Szabo |
1da177e4 LT |
5 | * |
6 | * Many thanks to Stig Venaas for trying out countless experimental | |
7 | * patches and reporting/debugging problems patiently! | |
8 | * | |
9 | * (c) 1999, Multiple IO-APIC support, developed by | |
10 | * Ken-ichi Yaku <yaku@css1.kbnes.nec.co.jp> and | |
11 | * Hidemi Kishimoto <kisimoto@css1.kbnes.nec.co.jp>, | |
12 | * further tested and cleaned up by Zach Brown <zab@redhat.com> | |
13 | * and Ingo Molnar <mingo@redhat.com> | |
14 | * | |
15 | * Fixes | |
16 | * Maciej W. Rozycki : Bits for genuine 82489DX APICs; | |
17 | * thanks to Eric Gilmore | |
18 | * and Rolf G. Tews | |
19 | * for testing these extensively | |
20 | * Paul Diefenbaugh : Added full ACPI support | |
21 | */ | |
22 | ||
23 | #include <linux/mm.h> | |
1da177e4 LT |
24 | #include <linux/interrupt.h> |
25 | #include <linux/init.h> | |
26 | #include <linux/delay.h> | |
27 | #include <linux/sched.h> | |
d4057bdb | 28 | #include <linux/pci.h> |
1da177e4 LT |
29 | #include <linux/mc146818rtc.h> |
30 | #include <linux/compiler.h> | |
31 | #include <linux/acpi.h> | |
129f6946 | 32 | #include <linux/module.h> |
1da177e4 | 33 | #include <linux/sysdev.h> |
3b7d1921 | 34 | #include <linux/msi.h> |
95d77884 | 35 | #include <linux/htirq.h> |
7dfb7103 | 36 | #include <linux/freezer.h> |
f26d6a2b | 37 | #include <linux/kthread.h> |
54168ed7 | 38 | #include <linux/jiffies.h> /* time_after() */ |
d4057bdb YL |
39 | #ifdef CONFIG_ACPI |
40 | #include <acpi/acpi_bus.h> | |
41 | #endif | |
42 | #include <linux/bootmem.h> | |
43 | #include <linux/dmar.h> | |
58ac1e76 | 44 | #include <linux/hpet.h> |
54d5d424 | 45 | |
d4057bdb | 46 | #include <asm/idle.h> |
1da177e4 LT |
47 | #include <asm/io.h> |
48 | #include <asm/smp.h> | |
6d652ea1 | 49 | #include <asm/cpu.h> |
1da177e4 | 50 | #include <asm/desc.h> |
d4057bdb YL |
51 | #include <asm/proto.h> |
52 | #include <asm/acpi.h> | |
53 | #include <asm/dma.h> | |
1da177e4 | 54 | #include <asm/timer.h> |
306e440d | 55 | #include <asm/i8259.h> |
3e4ff115 | 56 | #include <asm/nmi.h> |
2d3fcc1c | 57 | #include <asm/msidef.h> |
8b955b0d | 58 | #include <asm/hypertransport.h> |
a4dbc34d | 59 | #include <asm/setup.h> |
d4057bdb | 60 | #include <asm/irq_remapping.h> |
58ac1e76 | 61 | #include <asm/hpet.h> |
2c1b284e | 62 | #include <asm/hw_irq.h> |
4173a0e7 DN |
63 | #include <asm/uv/uv_hub.h> |
64 | #include <asm/uv/uv_irq.h> | |
1da177e4 | 65 | |
7b6aa335 | 66 | #include <asm/apic.h> |
1da177e4 | 67 | |
32f71aff MR |
68 | #define __apicdebuginit(type) static type __init |
69 | ||
1da177e4 | 70 | /* |
54168ed7 IM |
71 | * Is the SiS APIC rmw bug present ? |
72 | * -1 = don't know, 0 = no, 1 = yes | |
1da177e4 LT |
73 | */ |
74 | int sis_apic_bug = -1; | |
75 | ||
efa2559f YL |
76 | static DEFINE_SPINLOCK(ioapic_lock); |
77 | static DEFINE_SPINLOCK(vector_lock); | |
78 | ||
1da177e4 LT |
79 | /* |
80 | * # of IRQ routing registers | |
81 | */ | |
82 | int nr_ioapic_registers[MAX_IO_APICS]; | |
83 | ||
9f640ccb | 84 | /* I/O APIC entries */ |
b5ba7e6d | 85 | struct mpc_ioapic mp_ioapics[MAX_IO_APICS]; |
9f640ccb AS |
86 | int nr_ioapics; |
87 | ||
584f734d | 88 | /* MP IRQ source entries */ |
c2c21745 | 89 | struct mpc_intsrc mp_irqs[MAX_IRQ_SOURCES]; |
584f734d AS |
90 | |
91 | /* # of MP IRQ source entries */ | |
92 | int mp_irq_entries; | |
93 | ||
8732fc4b AS |
94 | #if defined (CONFIG_MCA) || defined (CONFIG_EISA) |
95 | int mp_bus_id_to_type[MAX_MP_BUSSES]; | |
96 | #endif | |
97 | ||
98 | DECLARE_BITMAP(mp_bus_not_pci, MAX_MP_BUSSES); | |
99 | ||
efa2559f YL |
100 | int skip_ioapic_setup; |
101 | ||
65a4e574 IM |
102 | void arch_disable_smp_support(void) |
103 | { | |
104 | #ifdef CONFIG_PCI | |
105 | noioapicquirk = 1; | |
106 | noioapicreroute = -1; | |
107 | #endif | |
108 | skip_ioapic_setup = 1; | |
109 | } | |
110 | ||
54168ed7 | 111 | static int __init parse_noapic(char *str) |
efa2559f YL |
112 | { |
113 | /* disable IO-APIC */ | |
65a4e574 | 114 | arch_disable_smp_support(); |
efa2559f YL |
115 | return 0; |
116 | } | |
117 | early_param("noapic", parse_noapic); | |
66759a01 | 118 | |
0b8f1efa YL |
119 | struct irq_pin_list { |
120 | int apic, pin; | |
121 | struct irq_pin_list *next; | |
122 | }; | |
123 | ||
85ac16d0 | 124 | static struct irq_pin_list *get_one_free_irq_2_pin(int node) |
0b8f1efa YL |
125 | { |
126 | struct irq_pin_list *pin; | |
0b8f1efa YL |
127 | |
128 | pin = kzalloc_node(sizeof(*pin), GFP_ATOMIC, node); | |
0b8f1efa YL |
129 | |
130 | return pin; | |
131 | } | |
132 | ||
8e13d697 JF |
133 | /* |
134 | * This is performance-critical, we want to do it O(1) | |
135 | * | |
136 | * Most irqs are mapped 1:1 with pins. | |
137 | */ | |
a1420f39 | 138 | struct irq_cfg { |
0f978f45 | 139 | struct irq_pin_list *irq_2_pin; |
22f65d31 MT |
140 | cpumask_var_t domain; |
141 | cpumask_var_t old_domain; | |
497c9a19 | 142 | unsigned move_cleanup_count; |
a1420f39 | 143 | u8 vector; |
497c9a19 | 144 | u8 move_in_progress : 1; |
a1420f39 YL |
145 | }; |
146 | ||
a1420f39 | 147 | /* irq_cfg is indexed by the sum of all RTEs in all I/O APICs. */ |
0b8f1efa YL |
148 | #ifdef CONFIG_SPARSE_IRQ |
149 | static struct irq_cfg irq_cfgx[] = { | |
150 | #else | |
d6c88a50 | 151 | static struct irq_cfg irq_cfgx[NR_IRQS] = { |
0b8f1efa | 152 | #endif |
22f65d31 MT |
153 | [0] = { .vector = IRQ0_VECTOR, }, |
154 | [1] = { .vector = IRQ1_VECTOR, }, | |
155 | [2] = { .vector = IRQ2_VECTOR, }, | |
156 | [3] = { .vector = IRQ3_VECTOR, }, | |
157 | [4] = { .vector = IRQ4_VECTOR, }, | |
158 | [5] = { .vector = IRQ5_VECTOR, }, | |
159 | [6] = { .vector = IRQ6_VECTOR, }, | |
160 | [7] = { .vector = IRQ7_VECTOR, }, | |
161 | [8] = { .vector = IRQ8_VECTOR, }, | |
162 | [9] = { .vector = IRQ9_VECTOR, }, | |
163 | [10] = { .vector = IRQ10_VECTOR, }, | |
164 | [11] = { .vector = IRQ11_VECTOR, }, | |
165 | [12] = { .vector = IRQ12_VECTOR, }, | |
166 | [13] = { .vector = IRQ13_VECTOR, }, | |
167 | [14] = { .vector = IRQ14_VECTOR, }, | |
168 | [15] = { .vector = IRQ15_VECTOR, }, | |
a1420f39 YL |
169 | }; |
170 | ||
13a0c3c2 | 171 | int __init arch_early_irq_init(void) |
8f09cd20 | 172 | { |
0b8f1efa YL |
173 | struct irq_cfg *cfg; |
174 | struct irq_desc *desc; | |
175 | int count; | |
dad213ae | 176 | int node; |
0b8f1efa | 177 | int i; |
d6c88a50 | 178 | |
0b8f1efa YL |
179 | cfg = irq_cfgx; |
180 | count = ARRAY_SIZE(irq_cfgx); | |
dad213ae | 181 | node= cpu_to_node(boot_cpu_id); |
8f09cd20 | 182 | |
0b8f1efa YL |
183 | for (i = 0; i < count; i++) { |
184 | desc = irq_to_desc(i); | |
185 | desc->chip_data = &cfg[i]; | |
12274e96 YL |
186 | zalloc_cpumask_var_node(&cfg[i].domain, GFP_NOWAIT, node); |
187 | zalloc_cpumask_var_node(&cfg[i].old_domain, GFP_NOWAIT, node); | |
22f65d31 MT |
188 | if (i < NR_IRQS_LEGACY) |
189 | cpumask_setall(cfg[i].domain); | |
0b8f1efa | 190 | } |
13a0c3c2 YL |
191 | |
192 | return 0; | |
0b8f1efa | 193 | } |
8f09cd20 | 194 | |
0b8f1efa | 195 | #ifdef CONFIG_SPARSE_IRQ |
d6c88a50 | 196 | static struct irq_cfg *irq_cfg(unsigned int irq) |
8f09cd20 | 197 | { |
0b8f1efa YL |
198 | struct irq_cfg *cfg = NULL; |
199 | struct irq_desc *desc; | |
1da177e4 | 200 | |
0b8f1efa YL |
201 | desc = irq_to_desc(irq); |
202 | if (desc) | |
203 | cfg = desc->chip_data; | |
0f978f45 | 204 | |
0b8f1efa | 205 | return cfg; |
8f09cd20 | 206 | } |
d6c88a50 | 207 | |
85ac16d0 | 208 | static struct irq_cfg *get_one_free_irq_cfg(int node) |
8f09cd20 | 209 | { |
0b8f1efa | 210 | struct irq_cfg *cfg; |
0f978f45 | 211 | |
0b8f1efa | 212 | cfg = kzalloc_node(sizeof(*cfg), GFP_ATOMIC, node); |
22f65d31 | 213 | if (cfg) { |
80855f73 | 214 | if (!alloc_cpumask_var_node(&cfg->domain, GFP_ATOMIC, node)) { |
22f65d31 MT |
215 | kfree(cfg); |
216 | cfg = NULL; | |
80855f73 MT |
217 | } else if (!alloc_cpumask_var_node(&cfg->old_domain, |
218 | GFP_ATOMIC, node)) { | |
22f65d31 MT |
219 | free_cpumask_var(cfg->domain); |
220 | kfree(cfg); | |
221 | cfg = NULL; | |
222 | } else { | |
223 | cpumask_clear(cfg->domain); | |
224 | cpumask_clear(cfg->old_domain); | |
225 | } | |
226 | } | |
0f978f45 | 227 | |
0b8f1efa | 228 | return cfg; |
8f09cd20 YL |
229 | } |
230 | ||
85ac16d0 | 231 | int arch_init_chip_data(struct irq_desc *desc, int node) |
0f978f45 | 232 | { |
0b8f1efa | 233 | struct irq_cfg *cfg; |
d6c88a50 | 234 | |
0b8f1efa YL |
235 | cfg = desc->chip_data; |
236 | if (!cfg) { | |
85ac16d0 | 237 | desc->chip_data = get_one_free_irq_cfg(node); |
0b8f1efa YL |
238 | if (!desc->chip_data) { |
239 | printk(KERN_ERR "can not alloc irq_cfg\n"); | |
240 | BUG_ON(1); | |
241 | } | |
242 | } | |
1da177e4 | 243 | |
13a0c3c2 | 244 | return 0; |
0b8f1efa | 245 | } |
0f978f45 | 246 | |
fcef5911 | 247 | /* for move_irq_desc */ |
48a1b10a | 248 | static void |
85ac16d0 | 249 | init_copy_irq_2_pin(struct irq_cfg *old_cfg, struct irq_cfg *cfg, int node) |
0f978f45 | 250 | { |
48a1b10a YL |
251 | struct irq_pin_list *old_entry, *head, *tail, *entry; |
252 | ||
253 | cfg->irq_2_pin = NULL; | |
254 | old_entry = old_cfg->irq_2_pin; | |
255 | if (!old_entry) | |
256 | return; | |
0f978f45 | 257 | |
85ac16d0 | 258 | entry = get_one_free_irq_2_pin(node); |
48a1b10a YL |
259 | if (!entry) |
260 | return; | |
0f978f45 | 261 | |
48a1b10a YL |
262 | entry->apic = old_entry->apic; |
263 | entry->pin = old_entry->pin; | |
264 | head = entry; | |
265 | tail = entry; | |
266 | old_entry = old_entry->next; | |
267 | while (old_entry) { | |
85ac16d0 | 268 | entry = get_one_free_irq_2_pin(node); |
48a1b10a YL |
269 | if (!entry) { |
270 | entry = head; | |
271 | while (entry) { | |
272 | head = entry->next; | |
273 | kfree(entry); | |
274 | entry = head; | |
275 | } | |
276 | /* still use the old one */ | |
277 | return; | |
278 | } | |
279 | entry->apic = old_entry->apic; | |
280 | entry->pin = old_entry->pin; | |
281 | tail->next = entry; | |
282 | tail = entry; | |
283 | old_entry = old_entry->next; | |
284 | } | |
0f978f45 | 285 | |
48a1b10a YL |
286 | tail->next = NULL; |
287 | cfg->irq_2_pin = head; | |
0f978f45 | 288 | } |
0f978f45 | 289 | |
48a1b10a | 290 | static void free_irq_2_pin(struct irq_cfg *old_cfg, struct irq_cfg *cfg) |
0f978f45 | 291 | { |
48a1b10a | 292 | struct irq_pin_list *entry, *next; |
0f978f45 | 293 | |
48a1b10a YL |
294 | if (old_cfg->irq_2_pin == cfg->irq_2_pin) |
295 | return; | |
301e6190 | 296 | |
48a1b10a | 297 | entry = old_cfg->irq_2_pin; |
0f978f45 | 298 | |
48a1b10a YL |
299 | while (entry) { |
300 | next = entry->next; | |
301 | kfree(entry); | |
302 | entry = next; | |
303 | } | |
304 | old_cfg->irq_2_pin = NULL; | |
0f978f45 | 305 | } |
0f978f45 | 306 | |
48a1b10a | 307 | void arch_init_copy_chip_data(struct irq_desc *old_desc, |
85ac16d0 | 308 | struct irq_desc *desc, int node) |
0f978f45 | 309 | { |
48a1b10a YL |
310 | struct irq_cfg *cfg; |
311 | struct irq_cfg *old_cfg; | |
0f978f45 | 312 | |
85ac16d0 | 313 | cfg = get_one_free_irq_cfg(node); |
301e6190 | 314 | |
48a1b10a YL |
315 | if (!cfg) |
316 | return; | |
317 | ||
318 | desc->chip_data = cfg; | |
319 | ||
320 | old_cfg = old_desc->chip_data; | |
321 | ||
322 | memcpy(cfg, old_cfg, sizeof(struct irq_cfg)); | |
323 | ||
85ac16d0 | 324 | init_copy_irq_2_pin(old_cfg, cfg, node); |
0f978f45 | 325 | } |
1da177e4 | 326 | |
48a1b10a YL |
327 | static void free_irq_cfg(struct irq_cfg *old_cfg) |
328 | { | |
329 | kfree(old_cfg); | |
330 | } | |
331 | ||
332 | void arch_free_chip_data(struct irq_desc *old_desc, struct irq_desc *desc) | |
333 | { | |
334 | struct irq_cfg *old_cfg, *cfg; | |
335 | ||
336 | old_cfg = old_desc->chip_data; | |
337 | cfg = desc->chip_data; | |
338 | ||
339 | if (old_cfg == cfg) | |
340 | return; | |
341 | ||
342 | if (old_cfg) { | |
343 | free_irq_2_pin(old_cfg, cfg); | |
344 | free_irq_cfg(old_cfg); | |
345 | old_desc->chip_data = NULL; | |
346 | } | |
347 | } | |
fcef5911 | 348 | /* end for move_irq_desc */ |
48a1b10a | 349 | |
0b8f1efa YL |
350 | #else |
351 | static struct irq_cfg *irq_cfg(unsigned int irq) | |
352 | { | |
353 | return irq < nr_irqs ? irq_cfgx + irq : NULL; | |
0f978f45 | 354 | } |
1da177e4 | 355 | |
0b8f1efa YL |
356 | #endif |
357 | ||
130fe05d LT |
358 | struct io_apic { |
359 | unsigned int index; | |
360 | unsigned int unused[3]; | |
361 | unsigned int data; | |
0280f7c4 SS |
362 | unsigned int unused2[11]; |
363 | unsigned int eoi; | |
130fe05d LT |
364 | }; |
365 | ||
366 | static __attribute_const__ struct io_apic __iomem *io_apic_base(int idx) | |
367 | { | |
368 | return (void __iomem *) __fix_to_virt(FIX_IO_APIC_BASE_0 + idx) | |
b5ba7e6d | 369 | + (mp_ioapics[idx].apicaddr & ~PAGE_MASK); |
130fe05d LT |
370 | } |
371 | ||
0280f7c4 SS |
372 | static inline void io_apic_eoi(unsigned int apic, unsigned int vector) |
373 | { | |
374 | struct io_apic __iomem *io_apic = io_apic_base(apic); | |
375 | writel(vector, &io_apic->eoi); | |
376 | } | |
377 | ||
130fe05d LT |
378 | static inline unsigned int io_apic_read(unsigned int apic, unsigned int reg) |
379 | { | |
380 | struct io_apic __iomem *io_apic = io_apic_base(apic); | |
381 | writel(reg, &io_apic->index); | |
382 | return readl(&io_apic->data); | |
383 | } | |
384 | ||
385 | static inline void io_apic_write(unsigned int apic, unsigned int reg, unsigned int value) | |
386 | { | |
387 | struct io_apic __iomem *io_apic = io_apic_base(apic); | |
388 | writel(reg, &io_apic->index); | |
389 | writel(value, &io_apic->data); | |
390 | } | |
391 | ||
392 | /* | |
393 | * Re-write a value: to be used for read-modify-write | |
394 | * cycles where the read already set up the index register. | |
395 | * | |
396 | * Older SiS APIC requires we rewrite the index register | |
397 | */ | |
398 | static inline void io_apic_modify(unsigned int apic, unsigned int reg, unsigned int value) | |
399 | { | |
54168ed7 | 400 | struct io_apic __iomem *io_apic = io_apic_base(apic); |
d6c88a50 TG |
401 | |
402 | if (sis_apic_bug) | |
403 | writel(reg, &io_apic->index); | |
130fe05d LT |
404 | writel(value, &io_apic->data); |
405 | } | |
406 | ||
3145e941 | 407 | static bool io_apic_level_ack_pending(struct irq_cfg *cfg) |
047c8fdb YL |
408 | { |
409 | struct irq_pin_list *entry; | |
410 | unsigned long flags; | |
047c8fdb YL |
411 | |
412 | spin_lock_irqsave(&ioapic_lock, flags); | |
d8c52063 | 413 | for (entry = cfg->irq_2_pin; entry != NULL; entry = entry->next) { |
047c8fdb YL |
414 | unsigned int reg; |
415 | int pin; | |
416 | ||
047c8fdb YL |
417 | pin = entry->pin; |
418 | reg = io_apic_read(entry->apic, 0x10 + pin*2); | |
419 | /* Is the remote IRR bit set? */ | |
420 | if (reg & IO_APIC_REDIR_REMOTE_IRR) { | |
421 | spin_unlock_irqrestore(&ioapic_lock, flags); | |
422 | return true; | |
423 | } | |
047c8fdb YL |
424 | } |
425 | spin_unlock_irqrestore(&ioapic_lock, flags); | |
426 | ||
427 | return false; | |
428 | } | |
047c8fdb | 429 | |
cf4c6a2f AK |
430 | union entry_union { |
431 | struct { u32 w1, w2; }; | |
432 | struct IO_APIC_route_entry entry; | |
433 | }; | |
434 | ||
435 | static struct IO_APIC_route_entry ioapic_read_entry(int apic, int pin) | |
436 | { | |
437 | union entry_union eu; | |
438 | unsigned long flags; | |
439 | spin_lock_irqsave(&ioapic_lock, flags); | |
440 | eu.w1 = io_apic_read(apic, 0x10 + 2 * pin); | |
441 | eu.w2 = io_apic_read(apic, 0x11 + 2 * pin); | |
442 | spin_unlock_irqrestore(&ioapic_lock, flags); | |
443 | return eu.entry; | |
444 | } | |
445 | ||
f9dadfa7 LT |
446 | /* |
447 | * When we write a new IO APIC routing entry, we need to write the high | |
448 | * word first! If the mask bit in the low word is clear, we will enable | |
449 | * the interrupt, and we need to make sure the entry is fully populated | |
450 | * before that happens. | |
451 | */ | |
d15512f4 AK |
452 | static void |
453 | __ioapic_write_entry(int apic, int pin, struct IO_APIC_route_entry e) | |
cf4c6a2f | 454 | { |
50a8d4d2 F |
455 | union entry_union eu = {{0, 0}}; |
456 | ||
cf4c6a2f | 457 | eu.entry = e; |
f9dadfa7 LT |
458 | io_apic_write(apic, 0x11 + 2*pin, eu.w2); |
459 | io_apic_write(apic, 0x10 + 2*pin, eu.w1); | |
d15512f4 AK |
460 | } |
461 | ||
ca97ab90 | 462 | void ioapic_write_entry(int apic, int pin, struct IO_APIC_route_entry e) |
d15512f4 AK |
463 | { |
464 | unsigned long flags; | |
465 | spin_lock_irqsave(&ioapic_lock, flags); | |
466 | __ioapic_write_entry(apic, pin, e); | |
f9dadfa7 LT |
467 | spin_unlock_irqrestore(&ioapic_lock, flags); |
468 | } | |
469 | ||
470 | /* | |
471 | * When we mask an IO APIC routing entry, we need to write the low | |
472 | * word first, in order to set the mask bit before we change the | |
473 | * high bits! | |
474 | */ | |
475 | static void ioapic_mask_entry(int apic, int pin) | |
476 | { | |
477 | unsigned long flags; | |
478 | union entry_union eu = { .entry.mask = 1 }; | |
479 | ||
cf4c6a2f AK |
480 | spin_lock_irqsave(&ioapic_lock, flags); |
481 | io_apic_write(apic, 0x10 + 2*pin, eu.w1); | |
482 | io_apic_write(apic, 0x11 + 2*pin, eu.w2); | |
483 | spin_unlock_irqrestore(&ioapic_lock, flags); | |
484 | } | |
485 | ||
1da177e4 LT |
486 | /* |
487 | * The common case is 1:1 IRQ<->pin mappings. Sometimes there are | |
488 | * shared ISA-space IRQs, so we have to support them. We are super | |
489 | * fast in the common case, and fast for shared ISA-space IRQs. | |
490 | */ | |
85ac16d0 | 491 | static void add_pin_to_irq_node(struct irq_cfg *cfg, int node, int apic, int pin) |
1da177e4 | 492 | { |
875e68ec | 493 | struct irq_pin_list **entryp, *entry; |
0f978f45 | 494 | |
875e68ec JF |
495 | for (entryp = &cfg->irq_2_pin; |
496 | *entryp != NULL; | |
497 | entryp = &(*entryp)->next) { | |
498 | entry = *entryp; | |
0f978f45 YL |
499 | /* not again, please */ |
500 | if (entry->apic == apic && entry->pin == pin) | |
501 | return; | |
1da177e4 | 502 | } |
0f978f45 | 503 | |
875e68ec | 504 | entry = get_one_free_irq_2_pin(node); |
1da177e4 LT |
505 | entry->apic = apic; |
506 | entry->pin = pin; | |
875e68ec JF |
507 | |
508 | *entryp = entry; | |
1da177e4 LT |
509 | } |
510 | ||
511 | /* | |
512 | * Reroute an IRQ to a different pin. | |
513 | */ | |
85ac16d0 | 514 | static void __init replace_pin_at_irq_node(struct irq_cfg *cfg, int node, |
4eea6fff JF |
515 | int oldapic, int oldpin, |
516 | int newapic, int newpin) | |
1da177e4 | 517 | { |
535b6429 | 518 | struct irq_pin_list *entry; |
1da177e4 | 519 | |
535b6429 | 520 | for (entry = cfg->irq_2_pin; entry != NULL; entry = entry->next) { |
1da177e4 LT |
521 | if (entry->apic == oldapic && entry->pin == oldpin) { |
522 | entry->apic = newapic; | |
523 | entry->pin = newpin; | |
0f978f45 | 524 | /* every one is different, right? */ |
4eea6fff | 525 | return; |
0f978f45 | 526 | } |
1da177e4 | 527 | } |
0f978f45 | 528 | |
4eea6fff JF |
529 | /* old apic/pin didn't exist, so just add new ones */ |
530 | add_pin_to_irq_node(cfg, node, newapic, newpin); | |
1da177e4 LT |
531 | } |
532 | ||
2f210deb JF |
533 | static void io_apic_modify_irq(struct irq_cfg *cfg, |
534 | int mask_and, int mask_or, | |
535 | void (*final)(struct irq_pin_list *entry)) | |
87783be4 CG |
536 | { |
537 | int pin; | |
87783be4 | 538 | struct irq_pin_list *entry; |
047c8fdb | 539 | |
87783be4 CG |
540 | for (entry = cfg->irq_2_pin; entry != NULL; entry = entry->next) { |
541 | unsigned int reg; | |
542 | pin = entry->pin; | |
543 | reg = io_apic_read(entry->apic, 0x10 + pin * 2); | |
544 | reg &= mask_and; | |
545 | reg |= mask_or; | |
546 | io_apic_modify(entry->apic, 0x10 + pin * 2, reg); | |
547 | if (final) | |
548 | final(entry); | |
549 | } | |
550 | } | |
047c8fdb | 551 | |
3145e941 | 552 | static void __unmask_IO_APIC_irq(struct irq_cfg *cfg) |
87783be4 | 553 | { |
3145e941 | 554 | io_apic_modify_irq(cfg, ~IO_APIC_REDIR_MASKED, 0, NULL); |
87783be4 | 555 | } |
047c8fdb | 556 | |
7f3e632f | 557 | static void io_apic_sync(struct irq_pin_list *entry) |
1da177e4 | 558 | { |
87783be4 CG |
559 | /* |
560 | * Synchronize the IO-APIC and the CPU by doing | |
561 | * a dummy read from the IO-APIC | |
562 | */ | |
563 | struct io_apic __iomem *io_apic; | |
564 | io_apic = io_apic_base(entry->apic); | |
4e738e2f | 565 | readl(&io_apic->data); |
1da177e4 LT |
566 | } |
567 | ||
3145e941 | 568 | static void __mask_IO_APIC_irq(struct irq_cfg *cfg) |
87783be4 | 569 | { |
3145e941 | 570 | io_apic_modify_irq(cfg, ~0, IO_APIC_REDIR_MASKED, &io_apic_sync); |
87783be4 | 571 | } |
1da177e4 | 572 | |
3145e941 | 573 | static void __mask_and_edge_IO_APIC_irq(struct irq_cfg *cfg) |
87783be4 | 574 | { |
3145e941 | 575 | io_apic_modify_irq(cfg, ~IO_APIC_REDIR_LEVEL_TRIGGER, |
87783be4 CG |
576 | IO_APIC_REDIR_MASKED, NULL); |
577 | } | |
1da177e4 | 578 | |
3145e941 | 579 | static void __unmask_and_level_IO_APIC_irq(struct irq_cfg *cfg) |
87783be4 | 580 | { |
3145e941 | 581 | io_apic_modify_irq(cfg, ~IO_APIC_REDIR_MASKED, |
87783be4 CG |
582 | IO_APIC_REDIR_LEVEL_TRIGGER, NULL); |
583 | } | |
047c8fdb | 584 | |
3145e941 | 585 | static void mask_IO_APIC_irq_desc(struct irq_desc *desc) |
1da177e4 | 586 | { |
3145e941 | 587 | struct irq_cfg *cfg = desc->chip_data; |
1da177e4 LT |
588 | unsigned long flags; |
589 | ||
3145e941 YL |
590 | BUG_ON(!cfg); |
591 | ||
1da177e4 | 592 | spin_lock_irqsave(&ioapic_lock, flags); |
3145e941 | 593 | __mask_IO_APIC_irq(cfg); |
1da177e4 LT |
594 | spin_unlock_irqrestore(&ioapic_lock, flags); |
595 | } | |
596 | ||
3145e941 | 597 | static void unmask_IO_APIC_irq_desc(struct irq_desc *desc) |
1da177e4 | 598 | { |
3145e941 | 599 | struct irq_cfg *cfg = desc->chip_data; |
1da177e4 LT |
600 | unsigned long flags; |
601 | ||
602 | spin_lock_irqsave(&ioapic_lock, flags); | |
3145e941 | 603 | __unmask_IO_APIC_irq(cfg); |
1da177e4 LT |
604 | spin_unlock_irqrestore(&ioapic_lock, flags); |
605 | } | |
606 | ||
3145e941 YL |
607 | static void mask_IO_APIC_irq(unsigned int irq) |
608 | { | |
609 | struct irq_desc *desc = irq_to_desc(irq); | |
610 | ||
611 | mask_IO_APIC_irq_desc(desc); | |
612 | } | |
613 | static void unmask_IO_APIC_irq(unsigned int irq) | |
614 | { | |
615 | struct irq_desc *desc = irq_to_desc(irq); | |
616 | ||
617 | unmask_IO_APIC_irq_desc(desc); | |
618 | } | |
619 | ||
1da177e4 LT |
620 | static void clear_IO_APIC_pin(unsigned int apic, unsigned int pin) |
621 | { | |
622 | struct IO_APIC_route_entry entry; | |
36062448 | 623 | |
1da177e4 | 624 | /* Check delivery_mode to be sure we're not clearing an SMI pin */ |
cf4c6a2f | 625 | entry = ioapic_read_entry(apic, pin); |
1da177e4 LT |
626 | if (entry.delivery_mode == dest_SMI) |
627 | return; | |
1da177e4 LT |
628 | /* |
629 | * Disable it in the IO-APIC irq-routing table: | |
630 | */ | |
f9dadfa7 | 631 | ioapic_mask_entry(apic, pin); |
1da177e4 LT |
632 | } |
633 | ||
54168ed7 | 634 | static void clear_IO_APIC (void) |
1da177e4 LT |
635 | { |
636 | int apic, pin; | |
637 | ||
638 | for (apic = 0; apic < nr_ioapics; apic++) | |
639 | for (pin = 0; pin < nr_ioapic_registers[apic]; pin++) | |
640 | clear_IO_APIC_pin(apic, pin); | |
641 | } | |
642 | ||
54168ed7 | 643 | #ifdef CONFIG_X86_32 |
1da177e4 LT |
644 | /* |
645 | * support for broken MP BIOSs, enables hand-redirection of PIRQ0-7 to | |
646 | * specific CPU-side IRQs. | |
647 | */ | |
648 | ||
649 | #define MAX_PIRQS 8 | |
3bd25d0f YL |
650 | static int pirq_entries[MAX_PIRQS] = { |
651 | [0 ... MAX_PIRQS - 1] = -1 | |
652 | }; | |
1da177e4 | 653 | |
1da177e4 LT |
654 | static int __init ioapic_pirq_setup(char *str) |
655 | { | |
656 | int i, max; | |
657 | int ints[MAX_PIRQS+1]; | |
658 | ||
659 | get_options(str, ARRAY_SIZE(ints), ints); | |
660 | ||
1da177e4 LT |
661 | apic_printk(APIC_VERBOSE, KERN_INFO |
662 | "PIRQ redirection, working around broken MP-BIOS.\n"); | |
663 | max = MAX_PIRQS; | |
664 | if (ints[0] < MAX_PIRQS) | |
665 | max = ints[0]; | |
666 | ||
667 | for (i = 0; i < max; i++) { | |
668 | apic_printk(APIC_VERBOSE, KERN_DEBUG | |
669 | "... PIRQ%d -> IRQ %d\n", i, ints[i+1]); | |
670 | /* | |
671 | * PIRQs are mapped upside down, usually. | |
672 | */ | |
673 | pirq_entries[MAX_PIRQS-i-1] = ints[i+1]; | |
674 | } | |
675 | return 1; | |
676 | } | |
677 | ||
678 | __setup("pirq=", ioapic_pirq_setup); | |
54168ed7 IM |
679 | #endif /* CONFIG_X86_32 */ |
680 | ||
b24696bc FY |
681 | struct IO_APIC_route_entry **alloc_ioapic_entries(void) |
682 | { | |
683 | int apic; | |
684 | struct IO_APIC_route_entry **ioapic_entries; | |
685 | ||
686 | ioapic_entries = kzalloc(sizeof(*ioapic_entries) * nr_ioapics, | |
687 | GFP_ATOMIC); | |
688 | if (!ioapic_entries) | |
689 | return 0; | |
690 | ||
691 | for (apic = 0; apic < nr_ioapics; apic++) { | |
692 | ioapic_entries[apic] = | |
693 | kzalloc(sizeof(struct IO_APIC_route_entry) * | |
694 | nr_ioapic_registers[apic], GFP_ATOMIC); | |
695 | if (!ioapic_entries[apic]) | |
696 | goto nomem; | |
697 | } | |
698 | ||
699 | return ioapic_entries; | |
700 | ||
701 | nomem: | |
702 | while (--apic >= 0) | |
703 | kfree(ioapic_entries[apic]); | |
704 | kfree(ioapic_entries); | |
705 | ||
706 | return 0; | |
707 | } | |
54168ed7 IM |
708 | |
709 | /* | |
05c3dc2c | 710 | * Saves all the IO-APIC RTE's |
54168ed7 | 711 | */ |
b24696bc | 712 | int save_IO_APIC_setup(struct IO_APIC_route_entry **ioapic_entries) |
54168ed7 | 713 | { |
54168ed7 IM |
714 | int apic, pin; |
715 | ||
b24696bc FY |
716 | if (!ioapic_entries) |
717 | return -ENOMEM; | |
54168ed7 IM |
718 | |
719 | for (apic = 0; apic < nr_ioapics; apic++) { | |
b24696bc FY |
720 | if (!ioapic_entries[apic]) |
721 | return -ENOMEM; | |
54168ed7 | 722 | |
05c3dc2c | 723 | for (pin = 0; pin < nr_ioapic_registers[apic]; pin++) |
b24696bc | 724 | ioapic_entries[apic][pin] = |
54168ed7 | 725 | ioapic_read_entry(apic, pin); |
b24696bc | 726 | } |
5ffa4eb2 | 727 | |
54168ed7 IM |
728 | return 0; |
729 | } | |
730 | ||
b24696bc FY |
731 | /* |
732 | * Mask all IO APIC entries. | |
733 | */ | |
734 | void mask_IO_APIC_setup(struct IO_APIC_route_entry **ioapic_entries) | |
05c3dc2c SS |
735 | { |
736 | int apic, pin; | |
737 | ||
b24696bc FY |
738 | if (!ioapic_entries) |
739 | return; | |
740 | ||
05c3dc2c | 741 | for (apic = 0; apic < nr_ioapics; apic++) { |
b24696bc | 742 | if (!ioapic_entries[apic]) |
05c3dc2c | 743 | break; |
b24696bc | 744 | |
05c3dc2c SS |
745 | for (pin = 0; pin < nr_ioapic_registers[apic]; pin++) { |
746 | struct IO_APIC_route_entry entry; | |
747 | ||
b24696bc | 748 | entry = ioapic_entries[apic][pin]; |
05c3dc2c SS |
749 | if (!entry.mask) { |
750 | entry.mask = 1; | |
751 | ioapic_write_entry(apic, pin, entry); | |
752 | } | |
753 | } | |
754 | } | |
755 | } | |
756 | ||
b24696bc FY |
757 | /* |
758 | * Restore IO APIC entries which was saved in ioapic_entries. | |
759 | */ | |
760 | int restore_IO_APIC_setup(struct IO_APIC_route_entry **ioapic_entries) | |
54168ed7 IM |
761 | { |
762 | int apic, pin; | |
763 | ||
b24696bc FY |
764 | if (!ioapic_entries) |
765 | return -ENOMEM; | |
766 | ||
5ffa4eb2 | 767 | for (apic = 0; apic < nr_ioapics; apic++) { |
b24696bc FY |
768 | if (!ioapic_entries[apic]) |
769 | return -ENOMEM; | |
770 | ||
54168ed7 IM |
771 | for (pin = 0; pin < nr_ioapic_registers[apic]; pin++) |
772 | ioapic_write_entry(apic, pin, | |
b24696bc | 773 | ioapic_entries[apic][pin]); |
5ffa4eb2 | 774 | } |
b24696bc | 775 | return 0; |
54168ed7 IM |
776 | } |
777 | ||
b24696bc FY |
778 | void free_ioapic_entries(struct IO_APIC_route_entry **ioapic_entries) |
779 | { | |
780 | int apic; | |
781 | ||
782 | for (apic = 0; apic < nr_ioapics; apic++) | |
783 | kfree(ioapic_entries[apic]); | |
784 | ||
785 | kfree(ioapic_entries); | |
54168ed7 | 786 | } |
1da177e4 LT |
787 | |
788 | /* | |
789 | * Find the IRQ entry number of a certain pin. | |
790 | */ | |
791 | static int find_irq_entry(int apic, int pin, int type) | |
792 | { | |
793 | int i; | |
794 | ||
795 | for (i = 0; i < mp_irq_entries; i++) | |
c2c21745 JSR |
796 | if (mp_irqs[i].irqtype == type && |
797 | (mp_irqs[i].dstapic == mp_ioapics[apic].apicid || | |
798 | mp_irqs[i].dstapic == MP_APIC_ALL) && | |
799 | mp_irqs[i].dstirq == pin) | |
1da177e4 LT |
800 | return i; |
801 | ||
802 | return -1; | |
803 | } | |
804 | ||
805 | /* | |
806 | * Find the pin to which IRQ[irq] (ISA) is connected | |
807 | */ | |
fcfd636a | 808 | static int __init find_isa_irq_pin(int irq, int type) |
1da177e4 LT |
809 | { |
810 | int i; | |
811 | ||
812 | for (i = 0; i < mp_irq_entries; i++) { | |
c2c21745 | 813 | int lbus = mp_irqs[i].srcbus; |
1da177e4 | 814 | |
d27e2b8e | 815 | if (test_bit(lbus, mp_bus_not_pci) && |
c2c21745 JSR |
816 | (mp_irqs[i].irqtype == type) && |
817 | (mp_irqs[i].srcbusirq == irq)) | |
1da177e4 | 818 | |
c2c21745 | 819 | return mp_irqs[i].dstirq; |
1da177e4 LT |
820 | } |
821 | return -1; | |
822 | } | |
823 | ||
fcfd636a EB |
824 | static int __init find_isa_irq_apic(int irq, int type) |
825 | { | |
826 | int i; | |
827 | ||
828 | for (i = 0; i < mp_irq_entries; i++) { | |
c2c21745 | 829 | int lbus = mp_irqs[i].srcbus; |
fcfd636a | 830 | |
73b2961b | 831 | if (test_bit(lbus, mp_bus_not_pci) && |
c2c21745 JSR |
832 | (mp_irqs[i].irqtype == type) && |
833 | (mp_irqs[i].srcbusirq == irq)) | |
fcfd636a EB |
834 | break; |
835 | } | |
836 | if (i < mp_irq_entries) { | |
837 | int apic; | |
54168ed7 | 838 | for(apic = 0; apic < nr_ioapics; apic++) { |
c2c21745 | 839 | if (mp_ioapics[apic].apicid == mp_irqs[i].dstapic) |
fcfd636a EB |
840 | return apic; |
841 | } | |
842 | } | |
843 | ||
844 | return -1; | |
845 | } | |
846 | ||
c0a282c2 | 847 | #if defined(CONFIG_EISA) || defined(CONFIG_MCA) |
1da177e4 LT |
848 | /* |
849 | * EISA Edge/Level control register, ELCR | |
850 | */ | |
851 | static int EISA_ELCR(unsigned int irq) | |
852 | { | |
99d093d1 | 853 | if (irq < NR_IRQS_LEGACY) { |
1da177e4 LT |
854 | unsigned int port = 0x4d0 + (irq >> 3); |
855 | return (inb(port) >> (irq & 7)) & 1; | |
856 | } | |
857 | apic_printk(APIC_VERBOSE, KERN_INFO | |
858 | "Broken MPtable reports ISA irq %d\n", irq); | |
859 | return 0; | |
860 | } | |
54168ed7 | 861 | |
c0a282c2 | 862 | #endif |
1da177e4 | 863 | |
6728801d AS |
864 | /* ISA interrupts are always polarity zero edge triggered, |
865 | * when listed as conforming in the MP table. */ | |
866 | ||
867 | #define default_ISA_trigger(idx) (0) | |
868 | #define default_ISA_polarity(idx) (0) | |
869 | ||
1da177e4 LT |
870 | /* EISA interrupts are always polarity zero and can be edge or level |
871 | * trigger depending on the ELCR value. If an interrupt is listed as | |
872 | * EISA conforming in the MP table, that means its trigger type must | |
873 | * be read in from the ELCR */ | |
874 | ||
c2c21745 | 875 | #define default_EISA_trigger(idx) (EISA_ELCR(mp_irqs[idx].srcbusirq)) |
6728801d | 876 | #define default_EISA_polarity(idx) default_ISA_polarity(idx) |
1da177e4 LT |
877 | |
878 | /* PCI interrupts are always polarity one level triggered, | |
879 | * when listed as conforming in the MP table. */ | |
880 | ||
881 | #define default_PCI_trigger(idx) (1) | |
882 | #define default_PCI_polarity(idx) (1) | |
883 | ||
884 | /* MCA interrupts are always polarity zero level triggered, | |
885 | * when listed as conforming in the MP table. */ | |
886 | ||
887 | #define default_MCA_trigger(idx) (1) | |
6728801d | 888 | #define default_MCA_polarity(idx) default_ISA_polarity(idx) |
1da177e4 | 889 | |
61fd47e0 | 890 | static int MPBIOS_polarity(int idx) |
1da177e4 | 891 | { |
c2c21745 | 892 | int bus = mp_irqs[idx].srcbus; |
1da177e4 LT |
893 | int polarity; |
894 | ||
895 | /* | |
896 | * Determine IRQ line polarity (high active or low active): | |
897 | */ | |
c2c21745 | 898 | switch (mp_irqs[idx].irqflag & 3) |
36062448 | 899 | { |
54168ed7 IM |
900 | case 0: /* conforms, ie. bus-type dependent polarity */ |
901 | if (test_bit(bus, mp_bus_not_pci)) | |
902 | polarity = default_ISA_polarity(idx); | |
903 | else | |
904 | polarity = default_PCI_polarity(idx); | |
905 | break; | |
906 | case 1: /* high active */ | |
907 | { | |
908 | polarity = 0; | |
909 | break; | |
910 | } | |
911 | case 2: /* reserved */ | |
912 | { | |
913 | printk(KERN_WARNING "broken BIOS!!\n"); | |
914 | polarity = 1; | |
915 | break; | |
916 | } | |
917 | case 3: /* low active */ | |
918 | { | |
919 | polarity = 1; | |
920 | break; | |
921 | } | |
922 | default: /* invalid */ | |
923 | { | |
924 | printk(KERN_WARNING "broken BIOS!!\n"); | |
925 | polarity = 1; | |
926 | break; | |
927 | } | |
1da177e4 LT |
928 | } |
929 | return polarity; | |
930 | } | |
931 | ||
932 | static int MPBIOS_trigger(int idx) | |
933 | { | |
c2c21745 | 934 | int bus = mp_irqs[idx].srcbus; |
1da177e4 LT |
935 | int trigger; |
936 | ||
937 | /* | |
938 | * Determine IRQ trigger mode (edge or level sensitive): | |
939 | */ | |
c2c21745 | 940 | switch ((mp_irqs[idx].irqflag>>2) & 3) |
1da177e4 | 941 | { |
54168ed7 IM |
942 | case 0: /* conforms, ie. bus-type dependent */ |
943 | if (test_bit(bus, mp_bus_not_pci)) | |
944 | trigger = default_ISA_trigger(idx); | |
945 | else | |
946 | trigger = default_PCI_trigger(idx); | |
c0a282c2 | 947 | #if defined(CONFIG_EISA) || defined(CONFIG_MCA) |
54168ed7 IM |
948 | switch (mp_bus_id_to_type[bus]) { |
949 | case MP_BUS_ISA: /* ISA pin */ | |
950 | { | |
951 | /* set before the switch */ | |
952 | break; | |
953 | } | |
954 | case MP_BUS_EISA: /* EISA pin */ | |
955 | { | |
956 | trigger = default_EISA_trigger(idx); | |
957 | break; | |
958 | } | |
959 | case MP_BUS_PCI: /* PCI pin */ | |
960 | { | |
961 | /* set before the switch */ | |
962 | break; | |
963 | } | |
964 | case MP_BUS_MCA: /* MCA pin */ | |
965 | { | |
966 | trigger = default_MCA_trigger(idx); | |
967 | break; | |
968 | } | |
969 | default: | |
970 | { | |
971 | printk(KERN_WARNING "broken BIOS!!\n"); | |
972 | trigger = 1; | |
973 | break; | |
974 | } | |
975 | } | |
976 | #endif | |
1da177e4 | 977 | break; |
54168ed7 | 978 | case 1: /* edge */ |
1da177e4 | 979 | { |
54168ed7 | 980 | trigger = 0; |
1da177e4 LT |
981 | break; |
982 | } | |
54168ed7 | 983 | case 2: /* reserved */ |
1da177e4 | 984 | { |
54168ed7 IM |
985 | printk(KERN_WARNING "broken BIOS!!\n"); |
986 | trigger = 1; | |
1da177e4 LT |
987 | break; |
988 | } | |
54168ed7 | 989 | case 3: /* level */ |
1da177e4 | 990 | { |
54168ed7 | 991 | trigger = 1; |
1da177e4 LT |
992 | break; |
993 | } | |
54168ed7 | 994 | default: /* invalid */ |
1da177e4 LT |
995 | { |
996 | printk(KERN_WARNING "broken BIOS!!\n"); | |
54168ed7 | 997 | trigger = 0; |
1da177e4 LT |
998 | break; |
999 | } | |
1000 | } | |
1001 | return trigger; | |
1002 | } | |
1003 | ||
1004 | static inline int irq_polarity(int idx) | |
1005 | { | |
1006 | return MPBIOS_polarity(idx); | |
1007 | } | |
1008 | ||
1009 | static inline int irq_trigger(int idx) | |
1010 | { | |
1011 | return MPBIOS_trigger(idx); | |
1012 | } | |
1013 | ||
efa2559f | 1014 | int (*ioapic_renumber_irq)(int ioapic, int irq); |
1da177e4 LT |
1015 | static int pin_2_irq(int idx, int apic, int pin) |
1016 | { | |
1017 | int irq, i; | |
c2c21745 | 1018 | int bus = mp_irqs[idx].srcbus; |
1da177e4 LT |
1019 | |
1020 | /* | |
1021 | * Debugging check, we are in big trouble if this message pops up! | |
1022 | */ | |
c2c21745 | 1023 | if (mp_irqs[idx].dstirq != pin) |
1da177e4 LT |
1024 | printk(KERN_ERR "broken BIOS or MPTABLE parser, ayiee!!\n"); |
1025 | ||
54168ed7 | 1026 | if (test_bit(bus, mp_bus_not_pci)) { |
c2c21745 | 1027 | irq = mp_irqs[idx].srcbusirq; |
54168ed7 | 1028 | } else { |
643befed AS |
1029 | /* |
1030 | * PCI IRQs are mapped in order | |
1031 | */ | |
1032 | i = irq = 0; | |
1033 | while (i < apic) | |
1034 | irq += nr_ioapic_registers[i++]; | |
1035 | irq += pin; | |
d6c88a50 | 1036 | /* |
54168ed7 IM |
1037 | * For MPS mode, so far only needed by ES7000 platform |
1038 | */ | |
d6c88a50 TG |
1039 | if (ioapic_renumber_irq) |
1040 | irq = ioapic_renumber_irq(apic, irq); | |
1da177e4 LT |
1041 | } |
1042 | ||
54168ed7 | 1043 | #ifdef CONFIG_X86_32 |
1da177e4 LT |
1044 | /* |
1045 | * PCI IRQ command line redirection. Yes, limits are hardcoded. | |
1046 | */ | |
1047 | if ((pin >= 16) && (pin <= 23)) { | |
1048 | if (pirq_entries[pin-16] != -1) { | |
1049 | if (!pirq_entries[pin-16]) { | |
1050 | apic_printk(APIC_VERBOSE, KERN_DEBUG | |
1051 | "disabling PIRQ%d\n", pin-16); | |
1052 | } else { | |
1053 | irq = pirq_entries[pin-16]; | |
1054 | apic_printk(APIC_VERBOSE, KERN_DEBUG | |
1055 | "using PIRQ%d -> IRQ %d\n", | |
1056 | pin-16, irq); | |
1057 | } | |
1058 | } | |
1059 | } | |
54168ed7 IM |
1060 | #endif |
1061 | ||
1da177e4 LT |
1062 | return irq; |
1063 | } | |
1064 | ||
e20c06fd YL |
1065 | /* |
1066 | * Find a specific PCI IRQ entry. | |
1067 | * Not an __init, possibly needed by modules | |
1068 | */ | |
1069 | int IO_APIC_get_PCI_irq_vector(int bus, int slot, int pin, | |
e5198075 | 1070 | struct io_apic_irq_attr *irq_attr) |
e20c06fd YL |
1071 | { |
1072 | int apic, i, best_guess = -1; | |
1073 | ||
1074 | apic_printk(APIC_DEBUG, | |
1075 | "querying PCI -> IRQ mapping bus:%d, slot:%d, pin:%d.\n", | |
1076 | bus, slot, pin); | |
1077 | if (test_bit(bus, mp_bus_not_pci)) { | |
1078 | apic_printk(APIC_VERBOSE, | |
1079 | "PCI BIOS passed nonexistent PCI bus %d!\n", bus); | |
1080 | return -1; | |
1081 | } | |
1082 | for (i = 0; i < mp_irq_entries; i++) { | |
1083 | int lbus = mp_irqs[i].srcbus; | |
1084 | ||
1085 | for (apic = 0; apic < nr_ioapics; apic++) | |
1086 | if (mp_ioapics[apic].apicid == mp_irqs[i].dstapic || | |
1087 | mp_irqs[i].dstapic == MP_APIC_ALL) | |
1088 | break; | |
1089 | ||
1090 | if (!test_bit(lbus, mp_bus_not_pci) && | |
1091 | !mp_irqs[i].irqtype && | |
1092 | (bus == lbus) && | |
1093 | (slot == ((mp_irqs[i].srcbusirq >> 2) & 0x1f))) { | |
1094 | int irq = pin_2_irq(i, apic, mp_irqs[i].dstirq); | |
1095 | ||
1096 | if (!(apic || IO_APIC_IRQ(irq))) | |
1097 | continue; | |
1098 | ||
1099 | if (pin == (mp_irqs[i].srcbusirq & 3)) { | |
e5198075 YL |
1100 | set_io_apic_irq_attr(irq_attr, apic, |
1101 | mp_irqs[i].dstirq, | |
1102 | irq_trigger(i), | |
1103 | irq_polarity(i)); | |
e20c06fd YL |
1104 | return irq; |
1105 | } | |
1106 | /* | |
1107 | * Use the first all-but-pin matching entry as a | |
1108 | * best-guess fuzzy result for broken mptables. | |
1109 | */ | |
1110 | if (best_guess < 0) { | |
e5198075 YL |
1111 | set_io_apic_irq_attr(irq_attr, apic, |
1112 | mp_irqs[i].dstirq, | |
1113 | irq_trigger(i), | |
1114 | irq_polarity(i)); | |
e20c06fd YL |
1115 | best_guess = irq; |
1116 | } | |
1117 | } | |
1118 | } | |
1119 | return best_guess; | |
1120 | } | |
1121 | EXPORT_SYMBOL(IO_APIC_get_PCI_irq_vector); | |
1122 | ||
497c9a19 YL |
1123 | void lock_vector_lock(void) |
1124 | { | |
1125 | /* Used to the online set of cpus does not change | |
1126 | * during assign_irq_vector. | |
1127 | */ | |
1128 | spin_lock(&vector_lock); | |
1129 | } | |
1da177e4 | 1130 | |
497c9a19 | 1131 | void unlock_vector_lock(void) |
1da177e4 | 1132 | { |
497c9a19 YL |
1133 | spin_unlock(&vector_lock); |
1134 | } | |
1da177e4 | 1135 | |
e7986739 MT |
1136 | static int |
1137 | __assign_irq_vector(int irq, struct irq_cfg *cfg, const struct cpumask *mask) | |
497c9a19 | 1138 | { |
047c8fdb YL |
1139 | /* |
1140 | * NOTE! The local APIC isn't very good at handling | |
1141 | * multiple interrupts at the same interrupt level. | |
1142 | * As the interrupt level is determined by taking the | |
1143 | * vector number and shifting that right by 4, we | |
1144 | * want to spread these out a bit so that they don't | |
1145 | * all fall in the same interrupt level. | |
1146 | * | |
1147 | * Also, we've got to be careful not to trash gate | |
1148 | * 0x80, because int 0x80 is hm, kind of importantish. ;) | |
1149 | */ | |
54168ed7 IM |
1150 | static int current_vector = FIRST_DEVICE_VECTOR, current_offset = 0; |
1151 | unsigned int old_vector; | |
22f65d31 MT |
1152 | int cpu, err; |
1153 | cpumask_var_t tmp_mask; | |
ace80ab7 | 1154 | |
54168ed7 IM |
1155 | if ((cfg->move_in_progress) || cfg->move_cleanup_count) |
1156 | return -EBUSY; | |
0a1ad60d | 1157 | |
22f65d31 MT |
1158 | if (!alloc_cpumask_var(&tmp_mask, GFP_ATOMIC)) |
1159 | return -ENOMEM; | |
ace80ab7 | 1160 | |
54168ed7 IM |
1161 | old_vector = cfg->vector; |
1162 | if (old_vector) { | |
22f65d31 MT |
1163 | cpumask_and(tmp_mask, mask, cpu_online_mask); |
1164 | cpumask_and(tmp_mask, cfg->domain, tmp_mask); | |
1165 | if (!cpumask_empty(tmp_mask)) { | |
1166 | free_cpumask_var(tmp_mask); | |
54168ed7 | 1167 | return 0; |
22f65d31 | 1168 | } |
54168ed7 | 1169 | } |
497c9a19 | 1170 | |
e7986739 | 1171 | /* Only try and allocate irqs on cpus that are present */ |
22f65d31 MT |
1172 | err = -ENOSPC; |
1173 | for_each_cpu_and(cpu, mask, cpu_online_mask) { | |
54168ed7 IM |
1174 | int new_cpu; |
1175 | int vector, offset; | |
497c9a19 | 1176 | |
e2d40b18 | 1177 | apic->vector_allocation_domain(cpu, tmp_mask); |
497c9a19 | 1178 | |
54168ed7 IM |
1179 | vector = current_vector; |
1180 | offset = current_offset; | |
497c9a19 | 1181 | next: |
54168ed7 IM |
1182 | vector += 8; |
1183 | if (vector >= first_system_vector) { | |
e7986739 | 1184 | /* If out of vectors on large boxen, must share them. */ |
54168ed7 IM |
1185 | offset = (offset + 1) % 8; |
1186 | vector = FIRST_DEVICE_VECTOR + offset; | |
1187 | } | |
1188 | if (unlikely(current_vector == vector)) | |
1189 | continue; | |
b77b881f YL |
1190 | |
1191 | if (test_bit(vector, used_vectors)) | |
54168ed7 | 1192 | goto next; |
b77b881f | 1193 | |
22f65d31 | 1194 | for_each_cpu_and(new_cpu, tmp_mask, cpu_online_mask) |
54168ed7 IM |
1195 | if (per_cpu(vector_irq, new_cpu)[vector] != -1) |
1196 | goto next; | |
1197 | /* Found one! */ | |
1198 | current_vector = vector; | |
1199 | current_offset = offset; | |
1200 | if (old_vector) { | |
1201 | cfg->move_in_progress = 1; | |
22f65d31 | 1202 | cpumask_copy(cfg->old_domain, cfg->domain); |
7a959cff | 1203 | } |
22f65d31 | 1204 | for_each_cpu_and(new_cpu, tmp_mask, cpu_online_mask) |
54168ed7 IM |
1205 | per_cpu(vector_irq, new_cpu)[vector] = irq; |
1206 | cfg->vector = vector; | |
22f65d31 MT |
1207 | cpumask_copy(cfg->domain, tmp_mask); |
1208 | err = 0; | |
1209 | break; | |
54168ed7 | 1210 | } |
22f65d31 MT |
1211 | free_cpumask_var(tmp_mask); |
1212 | return err; | |
497c9a19 YL |
1213 | } |
1214 | ||
e7986739 MT |
1215 | static int |
1216 | assign_irq_vector(int irq, struct irq_cfg *cfg, const struct cpumask *mask) | |
497c9a19 YL |
1217 | { |
1218 | int err; | |
ace80ab7 | 1219 | unsigned long flags; |
ace80ab7 EB |
1220 | |
1221 | spin_lock_irqsave(&vector_lock, flags); | |
3145e941 | 1222 | err = __assign_irq_vector(irq, cfg, mask); |
26a3c49c | 1223 | spin_unlock_irqrestore(&vector_lock, flags); |
497c9a19 YL |
1224 | return err; |
1225 | } | |
1226 | ||
3145e941 | 1227 | static void __clear_irq_vector(int irq, struct irq_cfg *cfg) |
497c9a19 | 1228 | { |
497c9a19 YL |
1229 | int cpu, vector; |
1230 | ||
497c9a19 YL |
1231 | BUG_ON(!cfg->vector); |
1232 | ||
1233 | vector = cfg->vector; | |
22f65d31 | 1234 | for_each_cpu_and(cpu, cfg->domain, cpu_online_mask) |
497c9a19 YL |
1235 | per_cpu(vector_irq, cpu)[vector] = -1; |
1236 | ||
1237 | cfg->vector = 0; | |
22f65d31 | 1238 | cpumask_clear(cfg->domain); |
0ca4b6b0 MW |
1239 | |
1240 | if (likely(!cfg->move_in_progress)) | |
1241 | return; | |
22f65d31 | 1242 | for_each_cpu_and(cpu, cfg->old_domain, cpu_online_mask) { |
0ca4b6b0 MW |
1243 | for (vector = FIRST_EXTERNAL_VECTOR; vector < NR_VECTORS; |
1244 | vector++) { | |
1245 | if (per_cpu(vector_irq, cpu)[vector] != irq) | |
1246 | continue; | |
1247 | per_cpu(vector_irq, cpu)[vector] = -1; | |
1248 | break; | |
1249 | } | |
1250 | } | |
1251 | cfg->move_in_progress = 0; | |
497c9a19 YL |
1252 | } |
1253 | ||
1254 | void __setup_vector_irq(int cpu) | |
1255 | { | |
1256 | /* Initialize vector_irq on a new cpu */ | |
1257 | /* This function must be called with vector_lock held */ | |
1258 | int irq, vector; | |
1259 | struct irq_cfg *cfg; | |
0b8f1efa | 1260 | struct irq_desc *desc; |
497c9a19 YL |
1261 | |
1262 | /* Mark the inuse vectors */ | |
0b8f1efa | 1263 | for_each_irq_desc(irq, desc) { |
0b8f1efa | 1264 | cfg = desc->chip_data; |
22f65d31 | 1265 | if (!cpumask_test_cpu(cpu, cfg->domain)) |
497c9a19 YL |
1266 | continue; |
1267 | vector = cfg->vector; | |
497c9a19 YL |
1268 | per_cpu(vector_irq, cpu)[vector] = irq; |
1269 | } | |
1270 | /* Mark the free vectors */ | |
1271 | for (vector = 0; vector < NR_VECTORS; ++vector) { | |
1272 | irq = per_cpu(vector_irq, cpu)[vector]; | |
1273 | if (irq < 0) | |
1274 | continue; | |
1275 | ||
1276 | cfg = irq_cfg(irq); | |
22f65d31 | 1277 | if (!cpumask_test_cpu(cpu, cfg->domain)) |
497c9a19 | 1278 | per_cpu(vector_irq, cpu)[vector] = -1; |
54168ed7 | 1279 | } |
1da177e4 | 1280 | } |
3fde6900 | 1281 | |
f5b9ed7a | 1282 | static struct irq_chip ioapic_chip; |
54168ed7 | 1283 | static struct irq_chip ir_ioapic_chip; |
1da177e4 | 1284 | |
54168ed7 IM |
1285 | #define IOAPIC_AUTO -1 |
1286 | #define IOAPIC_EDGE 0 | |
1287 | #define IOAPIC_LEVEL 1 | |
1da177e4 | 1288 | |
047c8fdb | 1289 | #ifdef CONFIG_X86_32 |
1d025192 YL |
1290 | static inline int IO_APIC_irq_trigger(int irq) |
1291 | { | |
d6c88a50 | 1292 | int apic, idx, pin; |
1d025192 | 1293 | |
d6c88a50 TG |
1294 | for (apic = 0; apic < nr_ioapics; apic++) { |
1295 | for (pin = 0; pin < nr_ioapic_registers[apic]; pin++) { | |
1296 | idx = find_irq_entry(apic, pin, mp_INT); | |
1297 | if ((idx != -1) && (irq == pin_2_irq(idx, apic, pin))) | |
1298 | return irq_trigger(idx); | |
1299 | } | |
1300 | } | |
1301 | /* | |
54168ed7 IM |
1302 | * nonexistent IRQs are edge default |
1303 | */ | |
d6c88a50 | 1304 | return 0; |
1d025192 | 1305 | } |
047c8fdb YL |
1306 | #else |
1307 | static inline int IO_APIC_irq_trigger(int irq) | |
1308 | { | |
54168ed7 | 1309 | return 1; |
047c8fdb YL |
1310 | } |
1311 | #endif | |
1d025192 | 1312 | |
3145e941 | 1313 | static void ioapic_register_intr(int irq, struct irq_desc *desc, unsigned long trigger) |
1da177e4 | 1314 | { |
199751d7 | 1315 | |
6ebcc00e | 1316 | if ((trigger == IOAPIC_AUTO && IO_APIC_irq_trigger(irq)) || |
047c8fdb | 1317 | trigger == IOAPIC_LEVEL) |
08678b08 | 1318 | desc->status |= IRQ_LEVEL; |
047c8fdb YL |
1319 | else |
1320 | desc->status &= ~IRQ_LEVEL; | |
1321 | ||
54168ed7 IM |
1322 | if (irq_remapped(irq)) { |
1323 | desc->status |= IRQ_MOVE_PCNTXT; | |
1324 | if (trigger) | |
1325 | set_irq_chip_and_handler_name(irq, &ir_ioapic_chip, | |
1326 | handle_fasteoi_irq, | |
1327 | "fasteoi"); | |
1328 | else | |
1329 | set_irq_chip_and_handler_name(irq, &ir_ioapic_chip, | |
1330 | handle_edge_irq, "edge"); | |
1331 | return; | |
1332 | } | |
29b61be6 | 1333 | |
047c8fdb YL |
1334 | if ((trigger == IOAPIC_AUTO && IO_APIC_irq_trigger(irq)) || |
1335 | trigger == IOAPIC_LEVEL) | |
a460e745 | 1336 | set_irq_chip_and_handler_name(irq, &ioapic_chip, |
54168ed7 IM |
1337 | handle_fasteoi_irq, |
1338 | "fasteoi"); | |
047c8fdb | 1339 | else |
a460e745 | 1340 | set_irq_chip_and_handler_name(irq, &ioapic_chip, |
54168ed7 | 1341 | handle_edge_irq, "edge"); |
1da177e4 LT |
1342 | } |
1343 | ||
ca97ab90 JF |
1344 | int setup_ioapic_entry(int apic_id, int irq, |
1345 | struct IO_APIC_route_entry *entry, | |
1346 | unsigned int destination, int trigger, | |
0280f7c4 | 1347 | int polarity, int vector, int pin) |
1da177e4 | 1348 | { |
497c9a19 YL |
1349 | /* |
1350 | * add it to the IO-APIC irq-routing table: | |
1351 | */ | |
1352 | memset(entry,0,sizeof(*entry)); | |
1353 | ||
54168ed7 | 1354 | if (intr_remapping_enabled) { |
c8d46cf0 | 1355 | struct intel_iommu *iommu = map_ioapic_to_ir(apic_id); |
54168ed7 IM |
1356 | struct irte irte; |
1357 | struct IR_IO_APIC_route_entry *ir_entry = | |
1358 | (struct IR_IO_APIC_route_entry *) entry; | |
1359 | int index; | |
1360 | ||
1361 | if (!iommu) | |
c8d46cf0 | 1362 | panic("No mapping iommu for ioapic %d\n", apic_id); |
54168ed7 IM |
1363 | |
1364 | index = alloc_irte(iommu, irq, 1); | |
1365 | if (index < 0) | |
c8d46cf0 | 1366 | panic("Failed to allocate IRTE for ioapic %d\n", apic_id); |
54168ed7 IM |
1367 | |
1368 | memset(&irte, 0, sizeof(irte)); | |
1369 | ||
1370 | irte.present = 1; | |
9b5bc8dc | 1371 | irte.dst_mode = apic->irq_dest_mode; |
0280f7c4 SS |
1372 | /* |
1373 | * Trigger mode in the IRTE will always be edge, and the | |
1374 | * actual level or edge trigger will be setup in the IO-APIC | |
1375 | * RTE. This will help simplify level triggered irq migration. | |
1376 | * For more details, see the comments above explainig IO-APIC | |
1377 | * irq migration in the presence of interrupt-remapping. | |
1378 | */ | |
1379 | irte.trigger_mode = 0; | |
9b5bc8dc | 1380 | irte.dlvry_mode = apic->irq_delivery_mode; |
54168ed7 IM |
1381 | irte.vector = vector; |
1382 | irte.dest_id = IRTE_DEST(destination); | |
1383 | ||
f007e99c WH |
1384 | /* Set source-id of interrupt request */ |
1385 | set_ioapic_sid(&irte, apic_id); | |
1386 | ||
54168ed7 IM |
1387 | modify_irte(irq, &irte); |
1388 | ||
1389 | ir_entry->index2 = (index >> 15) & 0x1; | |
1390 | ir_entry->zero = 0; | |
1391 | ir_entry->format = 1; | |
1392 | ir_entry->index = (index & 0x7fff); | |
0280f7c4 SS |
1393 | /* |
1394 | * IO-APIC RTE will be configured with virtual vector. | |
1395 | * irq handler will do the explicit EOI to the io-apic. | |
1396 | */ | |
1397 | ir_entry->vector = pin; | |
29b61be6 | 1398 | } else { |
9b5bc8dc IM |
1399 | entry->delivery_mode = apic->irq_delivery_mode; |
1400 | entry->dest_mode = apic->irq_dest_mode; | |
54168ed7 | 1401 | entry->dest = destination; |
0280f7c4 | 1402 | entry->vector = vector; |
54168ed7 | 1403 | } |
497c9a19 | 1404 | |
54168ed7 | 1405 | entry->mask = 0; /* enable IRQ */ |
497c9a19 YL |
1406 | entry->trigger = trigger; |
1407 | entry->polarity = polarity; | |
497c9a19 YL |
1408 | |
1409 | /* Mask level triggered irqs. | |
1410 | * Use IRQ_DELAYED_DISABLE for edge triggered irqs. | |
1411 | */ | |
1412 | if (trigger) | |
1413 | entry->mask = 1; | |
497c9a19 YL |
1414 | return 0; |
1415 | } | |
1416 | ||
c8d46cf0 | 1417 | static void setup_IO_APIC_irq(int apic_id, int pin, unsigned int irq, struct irq_desc *desc, |
54168ed7 | 1418 | int trigger, int polarity) |
497c9a19 YL |
1419 | { |
1420 | struct irq_cfg *cfg; | |
1da177e4 | 1421 | struct IO_APIC_route_entry entry; |
22f65d31 | 1422 | unsigned int dest; |
497c9a19 YL |
1423 | |
1424 | if (!IO_APIC_IRQ(irq)) | |
1425 | return; | |
1426 | ||
3145e941 | 1427 | cfg = desc->chip_data; |
497c9a19 | 1428 | |
fe402e1f | 1429 | if (assign_irq_vector(irq, cfg, apic->target_cpus())) |
497c9a19 YL |
1430 | return; |
1431 | ||
debccb3e | 1432 | dest = apic->cpu_mask_to_apicid_and(cfg->domain, apic->target_cpus()); |
497c9a19 YL |
1433 | |
1434 | apic_printk(APIC_VERBOSE,KERN_DEBUG | |
1435 | "IOAPIC[%d]: Set routing entry (%d-%d -> 0x%x -> " | |
1436 | "IRQ %d Mode:%i Active:%i)\n", | |
c8d46cf0 | 1437 | apic_id, mp_ioapics[apic_id].apicid, pin, cfg->vector, |
497c9a19 YL |
1438 | irq, trigger, polarity); |
1439 | ||
1440 | ||
c8d46cf0 | 1441 | if (setup_ioapic_entry(mp_ioapics[apic_id].apicid, irq, &entry, |
0280f7c4 | 1442 | dest, trigger, polarity, cfg->vector, pin)) { |
497c9a19 | 1443 | printk("Failed to setup ioapic entry for ioapic %d, pin %d\n", |
c8d46cf0 | 1444 | mp_ioapics[apic_id].apicid, pin); |
3145e941 | 1445 | __clear_irq_vector(irq, cfg); |
497c9a19 YL |
1446 | return; |
1447 | } | |
1448 | ||
3145e941 | 1449 | ioapic_register_intr(irq, desc, trigger); |
99d093d1 | 1450 | if (irq < NR_IRQS_LEGACY) |
497c9a19 YL |
1451 | disable_8259A_irq(irq); |
1452 | ||
c8d46cf0 | 1453 | ioapic_write_entry(apic_id, pin, entry); |
497c9a19 YL |
1454 | } |
1455 | ||
b9c61b70 YL |
1456 | static struct { |
1457 | DECLARE_BITMAP(pin_programmed, MP_MAX_IOAPIC_PIN + 1); | |
1458 | } mp_ioapic_routing[MAX_IO_APICS]; | |
1459 | ||
497c9a19 YL |
1460 | static void __init setup_IO_APIC_irqs(void) |
1461 | { | |
b9c61b70 | 1462 | int apic_id = 0, pin, idx, irq; |
3c2cbd24 | 1463 | int notcon = 0; |
0b8f1efa | 1464 | struct irq_desc *desc; |
3145e941 | 1465 | struct irq_cfg *cfg; |
85ac16d0 | 1466 | int node = cpu_to_node(boot_cpu_id); |
1da177e4 LT |
1467 | |
1468 | apic_printk(APIC_VERBOSE, KERN_DEBUG "init IO_APIC IRQs\n"); | |
1469 | ||
b9c61b70 YL |
1470 | #ifdef CONFIG_ACPI |
1471 | if (!acpi_disabled && acpi_ioapic) { | |
1472 | apic_id = mp_find_ioapic(0); | |
1473 | if (apic_id < 0) | |
1474 | apic_id = 0; | |
1475 | } | |
1476 | #endif | |
3c2cbd24 | 1477 | |
b9c61b70 YL |
1478 | for (pin = 0; pin < nr_ioapic_registers[apic_id]; pin++) { |
1479 | idx = find_irq_entry(apic_id, pin, mp_INT); | |
1480 | if (idx == -1) { | |
1481 | if (!notcon) { | |
1482 | notcon = 1; | |
1483 | apic_printk(APIC_VERBOSE, | |
1484 | KERN_DEBUG " %d-%d", | |
1485 | mp_ioapics[apic_id].apicid, pin); | |
1486 | } else | |
1487 | apic_printk(APIC_VERBOSE, " %d-%d", | |
1488 | mp_ioapics[apic_id].apicid, pin); | |
1489 | continue; | |
1490 | } | |
1491 | if (notcon) { | |
1492 | apic_printk(APIC_VERBOSE, | |
1493 | " (apicid-pin) not connected\n"); | |
1494 | notcon = 0; | |
1495 | } | |
33a201fa | 1496 | |
b9c61b70 | 1497 | irq = pin_2_irq(idx, apic_id, pin); |
33a201fa | 1498 | |
b9c61b70 YL |
1499 | /* |
1500 | * Skip the timer IRQ if there's a quirk handler | |
1501 | * installed and if it returns 1: | |
1502 | */ | |
1503 | if (apic->multi_timer_check && | |
1504 | apic->multi_timer_check(apic_id, irq)) | |
1505 | continue; | |
36062448 | 1506 | |
b9c61b70 YL |
1507 | desc = irq_to_desc_alloc_node(irq, node); |
1508 | if (!desc) { | |
1509 | printk(KERN_INFO "can not get irq_desc for %d\n", irq); | |
1510 | continue; | |
3c2cbd24 | 1511 | } |
b9c61b70 YL |
1512 | cfg = desc->chip_data; |
1513 | add_pin_to_irq_node(cfg, node, apic_id, pin); | |
4c6f18fc YL |
1514 | /* |
1515 | * don't mark it in pin_programmed, so later acpi could | |
1516 | * set it correctly when irq < 16 | |
1517 | */ | |
b9c61b70 YL |
1518 | setup_IO_APIC_irq(apic_id, pin, irq, desc, |
1519 | irq_trigger(idx), irq_polarity(idx)); | |
1da177e4 LT |
1520 | } |
1521 | ||
3c2cbd24 CG |
1522 | if (notcon) |
1523 | apic_printk(APIC_VERBOSE, | |
2a554fb1 | 1524 | " (apicid-pin) not connected\n"); |
1da177e4 LT |
1525 | } |
1526 | ||
1527 | /* | |
f7633ce5 | 1528 | * Set up the timer pin, possibly with the 8259A-master behind. |
1da177e4 | 1529 | */ |
c8d46cf0 | 1530 | static void __init setup_timer_IRQ0_pin(unsigned int apic_id, unsigned int pin, |
f7633ce5 | 1531 | int vector) |
1da177e4 LT |
1532 | { |
1533 | struct IO_APIC_route_entry entry; | |
1da177e4 | 1534 | |
54168ed7 IM |
1535 | if (intr_remapping_enabled) |
1536 | return; | |
54168ed7 | 1537 | |
36062448 | 1538 | memset(&entry, 0, sizeof(entry)); |
1da177e4 LT |
1539 | |
1540 | /* | |
1541 | * We use logical delivery to get the timer IRQ | |
1542 | * to the first CPU. | |
1543 | */ | |
9b5bc8dc | 1544 | entry.dest_mode = apic->irq_dest_mode; |
f72dccac | 1545 | entry.mask = 0; /* don't mask IRQ for edge */ |
debccb3e | 1546 | entry.dest = apic->cpu_mask_to_apicid(apic->target_cpus()); |
9b5bc8dc | 1547 | entry.delivery_mode = apic->irq_delivery_mode; |
1da177e4 LT |
1548 | entry.polarity = 0; |
1549 | entry.trigger = 0; | |
1550 | entry.vector = vector; | |
1551 | ||
1552 | /* | |
1553 | * The timer IRQ doesn't have to know that behind the | |
f7633ce5 | 1554 | * scene we may have a 8259A-master in AEOI mode ... |
1da177e4 | 1555 | */ |
54168ed7 | 1556 | set_irq_chip_and_handler_name(0, &ioapic_chip, handle_edge_irq, "edge"); |
1da177e4 LT |
1557 | |
1558 | /* | |
1559 | * Add it to the IO-APIC irq-routing table: | |
1560 | */ | |
c8d46cf0 | 1561 | ioapic_write_entry(apic_id, pin, entry); |
1da177e4 LT |
1562 | } |
1563 | ||
32f71aff MR |
1564 | |
1565 | __apicdebuginit(void) print_IO_APIC(void) | |
1da177e4 LT |
1566 | { |
1567 | int apic, i; | |
1568 | union IO_APIC_reg_00 reg_00; | |
1569 | union IO_APIC_reg_01 reg_01; | |
1570 | union IO_APIC_reg_02 reg_02; | |
1571 | union IO_APIC_reg_03 reg_03; | |
1572 | unsigned long flags; | |
0f978f45 | 1573 | struct irq_cfg *cfg; |
0b8f1efa | 1574 | struct irq_desc *desc; |
8f09cd20 | 1575 | unsigned int irq; |
1da177e4 LT |
1576 | |
1577 | if (apic_verbosity == APIC_QUIET) | |
1578 | return; | |
1579 | ||
36062448 | 1580 | printk(KERN_DEBUG "number of MP IRQ sources: %d.\n", mp_irq_entries); |
1da177e4 LT |
1581 | for (i = 0; i < nr_ioapics; i++) |
1582 | printk(KERN_DEBUG "number of IO-APIC #%d registers: %d.\n", | |
b5ba7e6d | 1583 | mp_ioapics[i].apicid, nr_ioapic_registers[i]); |
1da177e4 LT |
1584 | |
1585 | /* | |
1586 | * We are a bit conservative about what we expect. We have to | |
1587 | * know about every hardware change ASAP. | |
1588 | */ | |
1589 | printk(KERN_INFO "testing the IO APIC.......................\n"); | |
1590 | ||
1591 | for (apic = 0; apic < nr_ioapics; apic++) { | |
1592 | ||
1593 | spin_lock_irqsave(&ioapic_lock, flags); | |
1594 | reg_00.raw = io_apic_read(apic, 0); | |
1595 | reg_01.raw = io_apic_read(apic, 1); | |
1596 | if (reg_01.bits.version >= 0x10) | |
1597 | reg_02.raw = io_apic_read(apic, 2); | |
d6c88a50 TG |
1598 | if (reg_01.bits.version >= 0x20) |
1599 | reg_03.raw = io_apic_read(apic, 3); | |
1da177e4 LT |
1600 | spin_unlock_irqrestore(&ioapic_lock, flags); |
1601 | ||
54168ed7 | 1602 | printk("\n"); |
b5ba7e6d | 1603 | printk(KERN_DEBUG "IO APIC #%d......\n", mp_ioapics[apic].apicid); |
1da177e4 LT |
1604 | printk(KERN_DEBUG ".... register #00: %08X\n", reg_00.raw); |
1605 | printk(KERN_DEBUG "....... : physical APIC id: %02X\n", reg_00.bits.ID); | |
1606 | printk(KERN_DEBUG "....... : Delivery Type: %X\n", reg_00.bits.delivery_type); | |
1607 | printk(KERN_DEBUG "....... : LTS : %X\n", reg_00.bits.LTS); | |
1da177e4 | 1608 | |
54168ed7 | 1609 | printk(KERN_DEBUG ".... register #01: %08X\n", *(int *)®_01); |
1da177e4 | 1610 | printk(KERN_DEBUG "....... : max redirection entries: %04X\n", reg_01.bits.entries); |
1da177e4 LT |
1611 | |
1612 | printk(KERN_DEBUG "....... : PRQ implemented: %X\n", reg_01.bits.PRQ); | |
1613 | printk(KERN_DEBUG "....... : IO APIC version: %04X\n", reg_01.bits.version); | |
1da177e4 LT |
1614 | |
1615 | /* | |
1616 | * Some Intel chipsets with IO APIC VERSION of 0x1? don't have reg_02, | |
1617 | * but the value of reg_02 is read as the previous read register | |
1618 | * value, so ignore it if reg_02 == reg_01. | |
1619 | */ | |
1620 | if (reg_01.bits.version >= 0x10 && reg_02.raw != reg_01.raw) { | |
1621 | printk(KERN_DEBUG ".... register #02: %08X\n", reg_02.raw); | |
1622 | printk(KERN_DEBUG "....... : arbitration: %02X\n", reg_02.bits.arbitration); | |
1da177e4 LT |
1623 | } |
1624 | ||
1625 | /* | |
1626 | * Some Intel chipsets with IO APIC VERSION of 0x2? don't have reg_02 | |
1627 | * or reg_03, but the value of reg_0[23] is read as the previous read | |
1628 | * register value, so ignore it if reg_03 == reg_0[12]. | |
1629 | */ | |
1630 | if (reg_01.bits.version >= 0x20 && reg_03.raw != reg_02.raw && | |
1631 | reg_03.raw != reg_01.raw) { | |
1632 | printk(KERN_DEBUG ".... register #03: %08X\n", reg_03.raw); | |
1633 | printk(KERN_DEBUG "....... : Boot DT : %X\n", reg_03.bits.boot_DT); | |
1da177e4 LT |
1634 | } |
1635 | ||
1636 | printk(KERN_DEBUG ".... IRQ redirection table:\n"); | |
1637 | ||
d83e94ac YL |
1638 | printk(KERN_DEBUG " NR Dst Mask Trig IRR Pol" |
1639 | " Stat Dmod Deli Vect: \n"); | |
1da177e4 LT |
1640 | |
1641 | for (i = 0; i <= reg_01.bits.entries; i++) { | |
1642 | struct IO_APIC_route_entry entry; | |
1643 | ||
cf4c6a2f | 1644 | entry = ioapic_read_entry(apic, i); |
1da177e4 | 1645 | |
54168ed7 IM |
1646 | printk(KERN_DEBUG " %02x %03X ", |
1647 | i, | |
1648 | entry.dest | |
1649 | ); | |
1da177e4 LT |
1650 | |
1651 | printk("%1d %1d %1d %1d %1d %1d %1d %02X\n", | |
1652 | entry.mask, | |
1653 | entry.trigger, | |
1654 | entry.irr, | |
1655 | entry.polarity, | |
1656 | entry.delivery_status, | |
1657 | entry.dest_mode, | |
1658 | entry.delivery_mode, | |
1659 | entry.vector | |
1660 | ); | |
1661 | } | |
1662 | } | |
1da177e4 | 1663 | printk(KERN_DEBUG "IRQ to pin mappings:\n"); |
0b8f1efa YL |
1664 | for_each_irq_desc(irq, desc) { |
1665 | struct irq_pin_list *entry; | |
1666 | ||
0b8f1efa YL |
1667 | cfg = desc->chip_data; |
1668 | entry = cfg->irq_2_pin; | |
0f978f45 | 1669 | if (!entry) |
1da177e4 | 1670 | continue; |
8f09cd20 | 1671 | printk(KERN_DEBUG "IRQ%d ", irq); |
1da177e4 LT |
1672 | for (;;) { |
1673 | printk("-> %d:%d", entry->apic, entry->pin); | |
1674 | if (!entry->next) | |
1675 | break; | |
0f978f45 | 1676 | entry = entry->next; |
1da177e4 LT |
1677 | } |
1678 | printk("\n"); | |
1679 | } | |
1680 | ||
1681 | printk(KERN_INFO ".................................... done.\n"); | |
1682 | ||
1683 | return; | |
1684 | } | |
1685 | ||
251e1e44 | 1686 | __apicdebuginit(void) print_APIC_field(int base) |
1da177e4 | 1687 | { |
251e1e44 | 1688 | int i; |
1da177e4 LT |
1689 | |
1690 | if (apic_verbosity == APIC_QUIET) | |
1691 | return; | |
1692 | ||
251e1e44 IM |
1693 | printk(KERN_DEBUG); |
1694 | ||
1695 | for (i = 0; i < 8; i++) | |
1696 | printk(KERN_CONT "%08x", apic_read(base + i*0x10)); | |
1697 | ||
1698 | printk(KERN_CONT "\n"); | |
1da177e4 LT |
1699 | } |
1700 | ||
32f71aff | 1701 | __apicdebuginit(void) print_local_APIC(void *dummy) |
1da177e4 | 1702 | { |
97a52714 | 1703 | unsigned int i, v, ver, maxlvt; |
7ab6af7a | 1704 | u64 icr; |
1da177e4 LT |
1705 | |
1706 | if (apic_verbosity == APIC_QUIET) | |
1707 | return; | |
1708 | ||
251e1e44 | 1709 | printk(KERN_DEBUG "printing local APIC contents on CPU#%d/%d:\n", |
1da177e4 | 1710 | smp_processor_id(), hard_smp_processor_id()); |
66823114 | 1711 | v = apic_read(APIC_ID); |
54168ed7 | 1712 | printk(KERN_INFO "... APIC ID: %08x (%01x)\n", v, read_apic_id()); |
1da177e4 LT |
1713 | v = apic_read(APIC_LVR); |
1714 | printk(KERN_INFO "... APIC VERSION: %08x\n", v); | |
1715 | ver = GET_APIC_VERSION(v); | |
e05d723f | 1716 | maxlvt = lapic_get_maxlvt(); |
1da177e4 LT |
1717 | |
1718 | v = apic_read(APIC_TASKPRI); | |
1719 | printk(KERN_DEBUG "... APIC TASKPRI: %08x (%02x)\n", v, v & APIC_TPRI_MASK); | |
1720 | ||
54168ed7 | 1721 | if (APIC_INTEGRATED(ver)) { /* !82489DX */ |
a11b5abe YL |
1722 | if (!APIC_XAPIC(ver)) { |
1723 | v = apic_read(APIC_ARBPRI); | |
1724 | printk(KERN_DEBUG "... APIC ARBPRI: %08x (%02x)\n", v, | |
1725 | v & APIC_ARBPRI_MASK); | |
1726 | } | |
1da177e4 LT |
1727 | v = apic_read(APIC_PROCPRI); |
1728 | printk(KERN_DEBUG "... APIC PROCPRI: %08x\n", v); | |
1729 | } | |
1730 | ||
a11b5abe YL |
1731 | /* |
1732 | * Remote read supported only in the 82489DX and local APIC for | |
1733 | * Pentium processors. | |
1734 | */ | |
1735 | if (!APIC_INTEGRATED(ver) || maxlvt == 3) { | |
1736 | v = apic_read(APIC_RRR); | |
1737 | printk(KERN_DEBUG "... APIC RRR: %08x\n", v); | |
1738 | } | |
1739 | ||
1da177e4 LT |
1740 | v = apic_read(APIC_LDR); |
1741 | printk(KERN_DEBUG "... APIC LDR: %08x\n", v); | |
a11b5abe YL |
1742 | if (!x2apic_enabled()) { |
1743 | v = apic_read(APIC_DFR); | |
1744 | printk(KERN_DEBUG "... APIC DFR: %08x\n", v); | |
1745 | } | |
1da177e4 LT |
1746 | v = apic_read(APIC_SPIV); |
1747 | printk(KERN_DEBUG "... APIC SPIV: %08x\n", v); | |
1748 | ||
1749 | printk(KERN_DEBUG "... APIC ISR field:\n"); | |
251e1e44 | 1750 | print_APIC_field(APIC_ISR); |
1da177e4 | 1751 | printk(KERN_DEBUG "... APIC TMR field:\n"); |
251e1e44 | 1752 | print_APIC_field(APIC_TMR); |
1da177e4 | 1753 | printk(KERN_DEBUG "... APIC IRR field:\n"); |
251e1e44 | 1754 | print_APIC_field(APIC_IRR); |
1da177e4 | 1755 | |
54168ed7 IM |
1756 | if (APIC_INTEGRATED(ver)) { /* !82489DX */ |
1757 | if (maxlvt > 3) /* Due to the Pentium erratum 3AP. */ | |
1da177e4 | 1758 | apic_write(APIC_ESR, 0); |
54168ed7 | 1759 | |
1da177e4 LT |
1760 | v = apic_read(APIC_ESR); |
1761 | printk(KERN_DEBUG "... APIC ESR: %08x\n", v); | |
1762 | } | |
1763 | ||
7ab6af7a | 1764 | icr = apic_icr_read(); |
0c425cec IM |
1765 | printk(KERN_DEBUG "... APIC ICR: %08x\n", (u32)icr); |
1766 | printk(KERN_DEBUG "... APIC ICR2: %08x\n", (u32)(icr >> 32)); | |
1da177e4 LT |
1767 | |
1768 | v = apic_read(APIC_LVTT); | |
1769 | printk(KERN_DEBUG "... APIC LVTT: %08x\n", v); | |
1770 | ||
1771 | if (maxlvt > 3) { /* PC is LVT#4. */ | |
1772 | v = apic_read(APIC_LVTPC); | |
1773 | printk(KERN_DEBUG "... APIC LVTPC: %08x\n", v); | |
1774 | } | |
1775 | v = apic_read(APIC_LVT0); | |
1776 | printk(KERN_DEBUG "... APIC LVT0: %08x\n", v); | |
1777 | v = apic_read(APIC_LVT1); | |
1778 | printk(KERN_DEBUG "... APIC LVT1: %08x\n", v); | |
1779 | ||
1780 | if (maxlvt > 2) { /* ERR is LVT#3. */ | |
1781 | v = apic_read(APIC_LVTERR); | |
1782 | printk(KERN_DEBUG "... APIC LVTERR: %08x\n", v); | |
1783 | } | |
1784 | ||
1785 | v = apic_read(APIC_TMICT); | |
1786 | printk(KERN_DEBUG "... APIC TMICT: %08x\n", v); | |
1787 | v = apic_read(APIC_TMCCT); | |
1788 | printk(KERN_DEBUG "... APIC TMCCT: %08x\n", v); | |
1789 | v = apic_read(APIC_TDCR); | |
1790 | printk(KERN_DEBUG "... APIC TDCR: %08x\n", v); | |
97a52714 AH |
1791 | |
1792 | if (boot_cpu_has(X86_FEATURE_EXTAPIC)) { | |
1793 | v = apic_read(APIC_EFEAT); | |
1794 | maxlvt = (v >> 16) & 0xff; | |
1795 | printk(KERN_DEBUG "... APIC EFEAT: %08x\n", v); | |
1796 | v = apic_read(APIC_ECTRL); | |
1797 | printk(KERN_DEBUG "... APIC ECTRL: %08x\n", v); | |
1798 | for (i = 0; i < maxlvt; i++) { | |
1799 | v = apic_read(APIC_EILVTn(i)); | |
1800 | printk(KERN_DEBUG "... APIC EILVT%d: %08x\n", i, v); | |
1801 | } | |
1802 | } | |
1da177e4 LT |
1803 | printk("\n"); |
1804 | } | |
1805 | ||
32f71aff | 1806 | __apicdebuginit(void) print_all_local_APICs(void) |
1da177e4 | 1807 | { |
ffd5aae7 YL |
1808 | int cpu; |
1809 | ||
1810 | preempt_disable(); | |
1811 | for_each_online_cpu(cpu) | |
1812 | smp_call_function_single(cpu, print_local_APIC, NULL, 1); | |
1813 | preempt_enable(); | |
1da177e4 LT |
1814 | } |
1815 | ||
32f71aff | 1816 | __apicdebuginit(void) print_PIC(void) |
1da177e4 | 1817 | { |
1da177e4 LT |
1818 | unsigned int v; |
1819 | unsigned long flags; | |
1820 | ||
1821 | if (apic_verbosity == APIC_QUIET) | |
1822 | return; | |
1823 | ||
1824 | printk(KERN_DEBUG "\nprinting PIC contents\n"); | |
1825 | ||
1826 | spin_lock_irqsave(&i8259A_lock, flags); | |
1827 | ||
1828 | v = inb(0xa1) << 8 | inb(0x21); | |
1829 | printk(KERN_DEBUG "... PIC IMR: %04x\n", v); | |
1830 | ||
1831 | v = inb(0xa0) << 8 | inb(0x20); | |
1832 | printk(KERN_DEBUG "... PIC IRR: %04x\n", v); | |
1833 | ||
54168ed7 IM |
1834 | outb(0x0b,0xa0); |
1835 | outb(0x0b,0x20); | |
1da177e4 | 1836 | v = inb(0xa0) << 8 | inb(0x20); |
54168ed7 IM |
1837 | outb(0x0a,0xa0); |
1838 | outb(0x0a,0x20); | |
1da177e4 LT |
1839 | |
1840 | spin_unlock_irqrestore(&i8259A_lock, flags); | |
1841 | ||
1842 | printk(KERN_DEBUG "... PIC ISR: %04x\n", v); | |
1843 | ||
1844 | v = inb(0x4d1) << 8 | inb(0x4d0); | |
1845 | printk(KERN_DEBUG "... PIC ELCR: %04x\n", v); | |
1846 | } | |
1847 | ||
32f71aff MR |
1848 | __apicdebuginit(int) print_all_ICs(void) |
1849 | { | |
1850 | print_PIC(); | |
4797f6b0 YL |
1851 | |
1852 | /* don't print out if apic is not there */ | |
1853 | if (!cpu_has_apic || disable_apic) | |
1854 | return 0; | |
1855 | ||
32f71aff MR |
1856 | print_all_local_APICs(); |
1857 | print_IO_APIC(); | |
1858 | ||
1859 | return 0; | |
1860 | } | |
1861 | ||
1862 | fs_initcall(print_all_ICs); | |
1863 | ||
1da177e4 | 1864 | |
efa2559f YL |
1865 | /* Where if anywhere is the i8259 connect in external int mode */ |
1866 | static struct { int pin, apic; } ioapic_i8259 = { -1, -1 }; | |
1867 | ||
54168ed7 | 1868 | void __init enable_IO_APIC(void) |
1da177e4 LT |
1869 | { |
1870 | union IO_APIC_reg_01 reg_01; | |
fcfd636a | 1871 | int i8259_apic, i8259_pin; |
54168ed7 | 1872 | int apic; |
1da177e4 LT |
1873 | unsigned long flags; |
1874 | ||
1da177e4 LT |
1875 | /* |
1876 | * The number of IO-APIC IRQ registers (== #pins): | |
1877 | */ | |
fcfd636a | 1878 | for (apic = 0; apic < nr_ioapics; apic++) { |
1da177e4 | 1879 | spin_lock_irqsave(&ioapic_lock, flags); |
fcfd636a | 1880 | reg_01.raw = io_apic_read(apic, 1); |
1da177e4 | 1881 | spin_unlock_irqrestore(&ioapic_lock, flags); |
fcfd636a EB |
1882 | nr_ioapic_registers[apic] = reg_01.bits.entries+1; |
1883 | } | |
54168ed7 | 1884 | for(apic = 0; apic < nr_ioapics; apic++) { |
fcfd636a EB |
1885 | int pin; |
1886 | /* See if any of the pins is in ExtINT mode */ | |
1008fddc | 1887 | for (pin = 0; pin < nr_ioapic_registers[apic]; pin++) { |
fcfd636a | 1888 | struct IO_APIC_route_entry entry; |
cf4c6a2f | 1889 | entry = ioapic_read_entry(apic, pin); |
fcfd636a | 1890 | |
fcfd636a EB |
1891 | /* If the interrupt line is enabled and in ExtInt mode |
1892 | * I have found the pin where the i8259 is connected. | |
1893 | */ | |
1894 | if ((entry.mask == 0) && (entry.delivery_mode == dest_ExtINT)) { | |
1895 | ioapic_i8259.apic = apic; | |
1896 | ioapic_i8259.pin = pin; | |
1897 | goto found_i8259; | |
1898 | } | |
1899 | } | |
1900 | } | |
1901 | found_i8259: | |
1902 | /* Look to see what if the MP table has reported the ExtINT */ | |
1903 | /* If we could not find the appropriate pin by looking at the ioapic | |
1904 | * the i8259 probably is not connected the ioapic but give the | |
1905 | * mptable a chance anyway. | |
1906 | */ | |
1907 | i8259_pin = find_isa_irq_pin(0, mp_ExtINT); | |
1908 | i8259_apic = find_isa_irq_apic(0, mp_ExtINT); | |
1909 | /* Trust the MP table if nothing is setup in the hardware */ | |
1910 | if ((ioapic_i8259.pin == -1) && (i8259_pin >= 0)) { | |
1911 | printk(KERN_WARNING "ExtINT not setup in hardware but reported by MP table\n"); | |
1912 | ioapic_i8259.pin = i8259_pin; | |
1913 | ioapic_i8259.apic = i8259_apic; | |
1914 | } | |
1915 | /* Complain if the MP table and the hardware disagree */ | |
1916 | if (((ioapic_i8259.apic != i8259_apic) || (ioapic_i8259.pin != i8259_pin)) && | |
1917 | (i8259_pin >= 0) && (ioapic_i8259.pin >= 0)) | |
1918 | { | |
1919 | printk(KERN_WARNING "ExtINT in hardware and MP table differ\n"); | |
1da177e4 LT |
1920 | } |
1921 | ||
1922 | /* | |
1923 | * Do not trust the IO-APIC being empty at bootup | |
1924 | */ | |
1925 | clear_IO_APIC(); | |
1926 | } | |
1927 | ||
1928 | /* | |
1929 | * Not an __init, needed by the reboot code | |
1930 | */ | |
1931 | void disable_IO_APIC(void) | |
1932 | { | |
1933 | /* | |
1934 | * Clear the IO-APIC before rebooting: | |
1935 | */ | |
1936 | clear_IO_APIC(); | |
1937 | ||
650927ef | 1938 | /* |
0b968d23 | 1939 | * If the i8259 is routed through an IOAPIC |
650927ef | 1940 | * Put that IOAPIC in virtual wire mode |
0b968d23 | 1941 | * so legacy interrupts can be delivered. |
7c6d9f97 SS |
1942 | * |
1943 | * With interrupt-remapping, for now we will use virtual wire A mode, | |
1944 | * as virtual wire B is little complex (need to configure both | |
1945 | * IOAPIC RTE aswell as interrupt-remapping table entry). | |
1946 | * As this gets called during crash dump, keep this simple for now. | |
650927ef | 1947 | */ |
7c6d9f97 | 1948 | if (ioapic_i8259.pin != -1 && !intr_remapping_enabled) { |
650927ef | 1949 | struct IO_APIC_route_entry entry; |
650927ef EB |
1950 | |
1951 | memset(&entry, 0, sizeof(entry)); | |
1952 | entry.mask = 0; /* Enabled */ | |
1953 | entry.trigger = 0; /* Edge */ | |
1954 | entry.irr = 0; | |
1955 | entry.polarity = 0; /* High */ | |
1956 | entry.delivery_status = 0; | |
1957 | entry.dest_mode = 0; /* Physical */ | |
fcfd636a | 1958 | entry.delivery_mode = dest_ExtINT; /* ExtInt */ |
650927ef | 1959 | entry.vector = 0; |
54168ed7 | 1960 | entry.dest = read_apic_id(); |
650927ef EB |
1961 | |
1962 | /* | |
1963 | * Add it to the IO-APIC irq-routing table: | |
1964 | */ | |
cf4c6a2f | 1965 | ioapic_write_entry(ioapic_i8259.apic, ioapic_i8259.pin, entry); |
650927ef | 1966 | } |
54168ed7 | 1967 | |
7c6d9f97 SS |
1968 | /* |
1969 | * Use virtual wire A mode when interrupt remapping is enabled. | |
1970 | */ | |
3f4c3955 CG |
1971 | if (cpu_has_apic) |
1972 | disconnect_bsp_APIC(!intr_remapping_enabled && | |
1973 | ioapic_i8259.pin != -1); | |
1da177e4 LT |
1974 | } |
1975 | ||
54168ed7 | 1976 | #ifdef CONFIG_X86_32 |
1da177e4 LT |
1977 | /* |
1978 | * function to set the IO-APIC physical IDs based on the | |
1979 | * values stored in the MPC table. | |
1980 | * | |
1981 | * by Matt Domsch <Matt_Domsch@dell.com> Tue Dec 21 12:25:05 CST 1999 | |
1982 | */ | |
1983 | ||
1da177e4 LT |
1984 | static void __init setup_ioapic_ids_from_mpc(void) |
1985 | { | |
1986 | union IO_APIC_reg_00 reg_00; | |
1987 | physid_mask_t phys_id_present_map; | |
c8d46cf0 | 1988 | int apic_id; |
1da177e4 LT |
1989 | int i; |
1990 | unsigned char old_id; | |
1991 | unsigned long flags; | |
1992 | ||
a4dbc34d | 1993 | if (x86_quirks->setup_ioapic_ids && x86_quirks->setup_ioapic_ids()) |
d49c4288 | 1994 | return; |
d49c4288 | 1995 | |
ca05fea6 NP |
1996 | /* |
1997 | * Don't check I/O APIC IDs for xAPIC systems. They have | |
1998 | * no meaning without the serial APIC bus. | |
1999 | */ | |
7c5c1e42 SL |
2000 | if (!(boot_cpu_data.x86_vendor == X86_VENDOR_INTEL) |
2001 | || APIC_XAPIC(apic_version[boot_cpu_physical_apicid])) | |
ca05fea6 | 2002 | return; |
1da177e4 LT |
2003 | /* |
2004 | * This is broken; anything with a real cpu count has to | |
2005 | * circumvent this idiocy regardless. | |
2006 | */ | |
d190cb87 | 2007 | phys_id_present_map = apic->ioapic_phys_id_map(phys_cpu_present_map); |
1da177e4 LT |
2008 | |
2009 | /* | |
2010 | * Set the IOAPIC ID to the value stored in the MPC table. | |
2011 | */ | |
c8d46cf0 | 2012 | for (apic_id = 0; apic_id < nr_ioapics; apic_id++) { |
1da177e4 LT |
2013 | |
2014 | /* Read the register 0 value */ | |
2015 | spin_lock_irqsave(&ioapic_lock, flags); | |
c8d46cf0 | 2016 | reg_00.raw = io_apic_read(apic_id, 0); |
1da177e4 | 2017 | spin_unlock_irqrestore(&ioapic_lock, flags); |
36062448 | 2018 | |
c8d46cf0 | 2019 | old_id = mp_ioapics[apic_id].apicid; |
1da177e4 | 2020 | |
c8d46cf0 | 2021 | if (mp_ioapics[apic_id].apicid >= get_physical_broadcast()) { |
1da177e4 | 2022 | printk(KERN_ERR "BIOS bug, IO-APIC#%d ID is %d in the MPC table!...\n", |
c8d46cf0 | 2023 | apic_id, mp_ioapics[apic_id].apicid); |
1da177e4 LT |
2024 | printk(KERN_ERR "... fixing up to %d. (tell your hw vendor)\n", |
2025 | reg_00.bits.ID); | |
c8d46cf0 | 2026 | mp_ioapics[apic_id].apicid = reg_00.bits.ID; |
1da177e4 LT |
2027 | } |
2028 | ||
1da177e4 LT |
2029 | /* |
2030 | * Sanity check, is the ID really free? Every APIC in a | |
2031 | * system must have a unique ID or we get lots of nice | |
2032 | * 'stuck on smp_invalidate_needed IPI wait' messages. | |
2033 | */ | |
d1d7cae8 | 2034 | if (apic->check_apicid_used(phys_id_present_map, |
c8d46cf0 | 2035 | mp_ioapics[apic_id].apicid)) { |
1da177e4 | 2036 | printk(KERN_ERR "BIOS bug, IO-APIC#%d ID %d is already used!...\n", |
c8d46cf0 | 2037 | apic_id, mp_ioapics[apic_id].apicid); |
1da177e4 LT |
2038 | for (i = 0; i < get_physical_broadcast(); i++) |
2039 | if (!physid_isset(i, phys_id_present_map)) | |
2040 | break; | |
2041 | if (i >= get_physical_broadcast()) | |
2042 | panic("Max APIC ID exceeded!\n"); | |
2043 | printk(KERN_ERR "... fixing up to %d. (tell your hw vendor)\n", | |
2044 | i); | |
2045 | physid_set(i, phys_id_present_map); | |
c8d46cf0 | 2046 | mp_ioapics[apic_id].apicid = i; |
1da177e4 LT |
2047 | } else { |
2048 | physid_mask_t tmp; | |
8058714a | 2049 | tmp = apic->apicid_to_cpu_present(mp_ioapics[apic_id].apicid); |
1da177e4 LT |
2050 | apic_printk(APIC_VERBOSE, "Setting %d in the " |
2051 | "phys_id_present_map\n", | |
c8d46cf0 | 2052 | mp_ioapics[apic_id].apicid); |
1da177e4 LT |
2053 | physids_or(phys_id_present_map, phys_id_present_map, tmp); |
2054 | } | |
2055 | ||
2056 | ||
2057 | /* | |
2058 | * We need to adjust the IRQ routing table | |
2059 | * if the ID changed. | |
2060 | */ | |
c8d46cf0 | 2061 | if (old_id != mp_ioapics[apic_id].apicid) |
1da177e4 | 2062 | for (i = 0; i < mp_irq_entries; i++) |
c2c21745 JSR |
2063 | if (mp_irqs[i].dstapic == old_id) |
2064 | mp_irqs[i].dstapic | |
c8d46cf0 | 2065 | = mp_ioapics[apic_id].apicid; |
1da177e4 LT |
2066 | |
2067 | /* | |
2068 | * Read the right value from the MPC table and | |
2069 | * write it into the ID register. | |
36062448 | 2070 | */ |
1da177e4 LT |
2071 | apic_printk(APIC_VERBOSE, KERN_INFO |
2072 | "...changing IO-APIC physical APIC ID to %d ...", | |
c8d46cf0 | 2073 | mp_ioapics[apic_id].apicid); |
1da177e4 | 2074 | |
c8d46cf0 | 2075 | reg_00.bits.ID = mp_ioapics[apic_id].apicid; |
1da177e4 | 2076 | spin_lock_irqsave(&ioapic_lock, flags); |
c8d46cf0 | 2077 | io_apic_write(apic_id, 0, reg_00.raw); |
a2d332fa | 2078 | spin_unlock_irqrestore(&ioapic_lock, flags); |
1da177e4 LT |
2079 | |
2080 | /* | |
2081 | * Sanity check | |
2082 | */ | |
2083 | spin_lock_irqsave(&ioapic_lock, flags); | |
c8d46cf0 | 2084 | reg_00.raw = io_apic_read(apic_id, 0); |
1da177e4 | 2085 | spin_unlock_irqrestore(&ioapic_lock, flags); |
c8d46cf0 | 2086 | if (reg_00.bits.ID != mp_ioapics[apic_id].apicid) |
1da177e4 LT |
2087 | printk("could not set ID!\n"); |
2088 | else | |
2089 | apic_printk(APIC_VERBOSE, " ok.\n"); | |
2090 | } | |
2091 | } | |
54168ed7 | 2092 | #endif |
1da177e4 | 2093 | |
7ce0bcfd | 2094 | int no_timer_check __initdata; |
8542b200 ZA |
2095 | |
2096 | static int __init notimercheck(char *s) | |
2097 | { | |
2098 | no_timer_check = 1; | |
2099 | return 1; | |
2100 | } | |
2101 | __setup("no_timer_check", notimercheck); | |
2102 | ||
1da177e4 LT |
2103 | /* |
2104 | * There is a nasty bug in some older SMP boards, their mptable lies | |
2105 | * about the timer IRQ. We do the following to work around the situation: | |
2106 | * | |
2107 | * - timer IRQ defaults to IO-APIC IRQ | |
2108 | * - if this function detects that timer IRQs are defunct, then we fall | |
2109 | * back to ISA timer IRQs | |
2110 | */ | |
f0a7a5c9 | 2111 | static int __init timer_irq_works(void) |
1da177e4 LT |
2112 | { |
2113 | unsigned long t1 = jiffies; | |
4aae0702 | 2114 | unsigned long flags; |
1da177e4 | 2115 | |
8542b200 ZA |
2116 | if (no_timer_check) |
2117 | return 1; | |
2118 | ||
4aae0702 | 2119 | local_save_flags(flags); |
1da177e4 LT |
2120 | local_irq_enable(); |
2121 | /* Let ten ticks pass... */ | |
2122 | mdelay((10 * 1000) / HZ); | |
4aae0702 | 2123 | local_irq_restore(flags); |
1da177e4 LT |
2124 | |
2125 | /* | |
2126 | * Expect a few ticks at least, to be sure some possible | |
2127 | * glue logic does not lock up after one or two first | |
2128 | * ticks in a non-ExtINT mode. Also the local APIC | |
2129 | * might have cached one ExtINT interrupt. Finally, at | |
2130 | * least one tick may be lost due to delays. | |
2131 | */ | |
54168ed7 IM |
2132 | |
2133 | /* jiffies wrap? */ | |
1d16b53e | 2134 | if (time_after(jiffies, t1 + 4)) |
1da177e4 | 2135 | return 1; |
1da177e4 LT |
2136 | return 0; |
2137 | } | |
2138 | ||
2139 | /* | |
2140 | * In the SMP+IOAPIC case it might happen that there are an unspecified | |
2141 | * number of pending IRQ events unhandled. These cases are very rare, | |
2142 | * so we 'resend' these IRQs via IPIs, to the same CPU. It's much | |
2143 | * better to do it this way as thus we do not have to be aware of | |
2144 | * 'pending' interrupts in the IRQ path, except at this point. | |
2145 | */ | |
2146 | /* | |
2147 | * Edge triggered needs to resend any interrupt | |
2148 | * that was delayed but this is now handled in the device | |
2149 | * independent code. | |
2150 | */ | |
2151 | ||
2152 | /* | |
2153 | * Starting up a edge-triggered IO-APIC interrupt is | |
2154 | * nasty - we need to make sure that we get the edge. | |
2155 | * If it is already asserted for some reason, we need | |
2156 | * return 1 to indicate that is was pending. | |
2157 | * | |
2158 | * This is not complete - we should be able to fake | |
2159 | * an edge even if it isn't on the 8259A... | |
2160 | */ | |
54168ed7 | 2161 | |
f5b9ed7a | 2162 | static unsigned int startup_ioapic_irq(unsigned int irq) |
1da177e4 LT |
2163 | { |
2164 | int was_pending = 0; | |
2165 | unsigned long flags; | |
0b8f1efa | 2166 | struct irq_cfg *cfg; |
1da177e4 LT |
2167 | |
2168 | spin_lock_irqsave(&ioapic_lock, flags); | |
99d093d1 | 2169 | if (irq < NR_IRQS_LEGACY) { |
1da177e4 LT |
2170 | disable_8259A_irq(irq); |
2171 | if (i8259A_irq_pending(irq)) | |
2172 | was_pending = 1; | |
2173 | } | |
0b8f1efa | 2174 | cfg = irq_cfg(irq); |
3145e941 | 2175 | __unmask_IO_APIC_irq(cfg); |
1da177e4 LT |
2176 | spin_unlock_irqrestore(&ioapic_lock, flags); |
2177 | ||
2178 | return was_pending; | |
2179 | } | |
2180 | ||
ace80ab7 | 2181 | static int ioapic_retrigger_irq(unsigned int irq) |
1da177e4 | 2182 | { |
54168ed7 IM |
2183 | |
2184 | struct irq_cfg *cfg = irq_cfg(irq); | |
2185 | unsigned long flags; | |
2186 | ||
2187 | spin_lock_irqsave(&vector_lock, flags); | |
dac5f412 | 2188 | apic->send_IPI_mask(cpumask_of(cpumask_first(cfg->domain)), cfg->vector); |
54168ed7 | 2189 | spin_unlock_irqrestore(&vector_lock, flags); |
c0ad90a3 IM |
2190 | |
2191 | return 1; | |
2192 | } | |
497c9a19 | 2193 | |
54168ed7 IM |
2194 | /* |
2195 | * Level and edge triggered IO-APIC interrupts need different handling, | |
2196 | * so we use two separate IRQ descriptors. Edge triggered IRQs can be | |
2197 | * handled with the level-triggered descriptor, but that one has slightly | |
2198 | * more overhead. Level-triggered interrupts cannot be handled with the | |
2199 | * edge-triggered handler, without risking IRQ storms and other ugly | |
2200 | * races. | |
2201 | */ | |
497c9a19 | 2202 | |
54168ed7 | 2203 | #ifdef CONFIG_SMP |
e85abf8f GH |
2204 | static void send_cleanup_vector(struct irq_cfg *cfg) |
2205 | { | |
2206 | cpumask_var_t cleanup_mask; | |
2207 | ||
2208 | if (unlikely(!alloc_cpumask_var(&cleanup_mask, GFP_ATOMIC))) { | |
2209 | unsigned int i; | |
2210 | cfg->move_cleanup_count = 0; | |
2211 | for_each_cpu_and(i, cfg->old_domain, cpu_online_mask) | |
2212 | cfg->move_cleanup_count++; | |
2213 | for_each_cpu_and(i, cfg->old_domain, cpu_online_mask) | |
2214 | apic->send_IPI_mask(cpumask_of(i), IRQ_MOVE_CLEANUP_VECTOR); | |
2215 | } else { | |
2216 | cpumask_and(cleanup_mask, cfg->old_domain, cpu_online_mask); | |
2217 | cfg->move_cleanup_count = cpumask_weight(cleanup_mask); | |
2218 | apic->send_IPI_mask(cleanup_mask, IRQ_MOVE_CLEANUP_VECTOR); | |
2219 | free_cpumask_var(cleanup_mask); | |
2220 | } | |
2221 | cfg->move_in_progress = 0; | |
2222 | } | |
2223 | ||
4420471f | 2224 | static void __target_IO_APIC_irq(unsigned int irq, unsigned int dest, struct irq_cfg *cfg) |
e85abf8f GH |
2225 | { |
2226 | int apic, pin; | |
2227 | struct irq_pin_list *entry; | |
2228 | u8 vector = cfg->vector; | |
2229 | ||
638f2f8c | 2230 | for (entry = cfg->irq_2_pin; entry != NULL; entry = entry->next) { |
e85abf8f GH |
2231 | unsigned int reg; |
2232 | ||
e85abf8f GH |
2233 | apic = entry->apic; |
2234 | pin = entry->pin; | |
2235 | /* | |
2236 | * With interrupt-remapping, destination information comes | |
2237 | * from interrupt-remapping table entry. | |
2238 | */ | |
2239 | if (!irq_remapped(irq)) | |
2240 | io_apic_write(apic, 0x11 + pin*2, dest); | |
2241 | reg = io_apic_read(apic, 0x10 + pin*2); | |
2242 | reg &= ~IO_APIC_REDIR_VECTOR_MASK; | |
2243 | reg |= vector; | |
2244 | io_apic_modify(apic, 0x10 + pin*2, reg); | |
e85abf8f GH |
2245 | } |
2246 | } | |
2247 | ||
4420471f IM |
2248 | static int |
2249 | assign_irq_vector(int irq, struct irq_cfg *cfg, const struct cpumask *mask); | |
2250 | ||
e85abf8f GH |
2251 | /* |
2252 | * Either sets desc->affinity to a valid value, and returns | |
2253 | * ->cpu_mask_to_apicid of that, or returns BAD_APICID and | |
2254 | * leaves desc->affinity untouched. | |
2255 | */ | |
2256 | static unsigned int | |
2257 | set_desc_affinity(struct irq_desc *desc, const struct cpumask *mask) | |
2258 | { | |
2259 | struct irq_cfg *cfg; | |
2260 | unsigned int irq; | |
2261 | ||
2262 | if (!cpumask_intersects(mask, cpu_online_mask)) | |
2263 | return BAD_APICID; | |
2264 | ||
2265 | irq = desc->irq; | |
2266 | cfg = desc->chip_data; | |
2267 | if (assign_irq_vector(irq, cfg, mask)) | |
2268 | return BAD_APICID; | |
2269 | ||
e85abf8f GH |
2270 | cpumask_copy(desc->affinity, mask); |
2271 | ||
2272 | return apic->cpu_mask_to_apicid_and(desc->affinity, cfg->domain); | |
2273 | } | |
2274 | ||
4420471f | 2275 | static int |
e85abf8f GH |
2276 | set_ioapic_affinity_irq_desc(struct irq_desc *desc, const struct cpumask *mask) |
2277 | { | |
2278 | struct irq_cfg *cfg; | |
2279 | unsigned long flags; | |
2280 | unsigned int dest; | |
2281 | unsigned int irq; | |
4420471f | 2282 | int ret = -1; |
e85abf8f GH |
2283 | |
2284 | irq = desc->irq; | |
2285 | cfg = desc->chip_data; | |
2286 | ||
2287 | spin_lock_irqsave(&ioapic_lock, flags); | |
2288 | dest = set_desc_affinity(desc, mask); | |
2289 | if (dest != BAD_APICID) { | |
2290 | /* Only the high 8 bits are valid. */ | |
2291 | dest = SET_APIC_LOGICAL_ID(dest); | |
2292 | __target_IO_APIC_irq(irq, dest, cfg); | |
4420471f | 2293 | ret = 0; |
e85abf8f GH |
2294 | } |
2295 | spin_unlock_irqrestore(&ioapic_lock, flags); | |
4420471f IM |
2296 | |
2297 | return ret; | |
e85abf8f GH |
2298 | } |
2299 | ||
4420471f | 2300 | static int |
e85abf8f GH |
2301 | set_ioapic_affinity_irq(unsigned int irq, const struct cpumask *mask) |
2302 | { | |
2303 | struct irq_desc *desc; | |
2304 | ||
2305 | desc = irq_to_desc(irq); | |
2306 | ||
4420471f | 2307 | return set_ioapic_affinity_irq_desc(desc, mask); |
e85abf8f | 2308 | } |
497c9a19 | 2309 | |
54168ed7 | 2310 | #ifdef CONFIG_INTR_REMAP |
497c9a19 | 2311 | |
54168ed7 IM |
2312 | /* |
2313 | * Migrate the IO-APIC irq in the presence of intr-remapping. | |
2314 | * | |
0280f7c4 SS |
2315 | * For both level and edge triggered, irq migration is a simple atomic |
2316 | * update(of vector and cpu destination) of IRTE and flush the hardware cache. | |
54168ed7 | 2317 | * |
0280f7c4 SS |
2318 | * For level triggered, we eliminate the io-apic RTE modification (with the |
2319 | * updated vector information), by using a virtual vector (io-apic pin number). | |
2320 | * Real vector that is used for interrupting cpu will be coming from | |
2321 | * the interrupt-remapping table entry. | |
54168ed7 | 2322 | */ |
d5dedd45 | 2323 | static int |
e7986739 | 2324 | migrate_ioapic_irq_desc(struct irq_desc *desc, const struct cpumask *mask) |
497c9a19 | 2325 | { |
54168ed7 | 2326 | struct irq_cfg *cfg; |
54168ed7 | 2327 | struct irte irte; |
54168ed7 | 2328 | unsigned int dest; |
3145e941 | 2329 | unsigned int irq; |
d5dedd45 | 2330 | int ret = -1; |
497c9a19 | 2331 | |
22f65d31 | 2332 | if (!cpumask_intersects(mask, cpu_online_mask)) |
d5dedd45 | 2333 | return ret; |
497c9a19 | 2334 | |
3145e941 | 2335 | irq = desc->irq; |
54168ed7 | 2336 | if (get_irte(irq, &irte)) |
d5dedd45 | 2337 | return ret; |
497c9a19 | 2338 | |
3145e941 YL |
2339 | cfg = desc->chip_data; |
2340 | if (assign_irq_vector(irq, cfg, mask)) | |
d5dedd45 | 2341 | return ret; |
54168ed7 | 2342 | |
debccb3e | 2343 | dest = apic->cpu_mask_to_apicid_and(cfg->domain, mask); |
54168ed7 | 2344 | |
54168ed7 IM |
2345 | irte.vector = cfg->vector; |
2346 | irte.dest_id = IRTE_DEST(dest); | |
2347 | ||
2348 | /* | |
2349 | * Modified the IRTE and flushes the Interrupt entry cache. | |
2350 | */ | |
2351 | modify_irte(irq, &irte); | |
2352 | ||
22f65d31 MT |
2353 | if (cfg->move_in_progress) |
2354 | send_cleanup_vector(cfg); | |
54168ed7 | 2355 | |
7f7ace0c | 2356 | cpumask_copy(desc->affinity, mask); |
d5dedd45 YL |
2357 | |
2358 | return 0; | |
54168ed7 IM |
2359 | } |
2360 | ||
54168ed7 IM |
2361 | /* |
2362 | * Migrates the IRQ destination in the process context. | |
2363 | */ | |
d5dedd45 | 2364 | static int set_ir_ioapic_affinity_irq_desc(struct irq_desc *desc, |
968ea6d8 | 2365 | const struct cpumask *mask) |
54168ed7 | 2366 | { |
d5dedd45 | 2367 | return migrate_ioapic_irq_desc(desc, mask); |
3145e941 | 2368 | } |
d5dedd45 | 2369 | static int set_ir_ioapic_affinity_irq(unsigned int irq, |
968ea6d8 | 2370 | const struct cpumask *mask) |
3145e941 YL |
2371 | { |
2372 | struct irq_desc *desc = irq_to_desc(irq); | |
2373 | ||
d5dedd45 | 2374 | return set_ir_ioapic_affinity_irq_desc(desc, mask); |
54168ed7 | 2375 | } |
29b61be6 | 2376 | #else |
d5dedd45 | 2377 | static inline int set_ir_ioapic_affinity_irq_desc(struct irq_desc *desc, |
29b61be6 SS |
2378 | const struct cpumask *mask) |
2379 | { | |
d5dedd45 | 2380 | return 0; |
29b61be6 | 2381 | } |
54168ed7 IM |
2382 | #endif |
2383 | ||
2384 | asmlinkage void smp_irq_move_cleanup_interrupt(void) | |
2385 | { | |
2386 | unsigned vector, me; | |
8f2466f4 | 2387 | |
54168ed7 | 2388 | ack_APIC_irq(); |
54168ed7 | 2389 | exit_idle(); |
54168ed7 IM |
2390 | irq_enter(); |
2391 | ||
2392 | me = smp_processor_id(); | |
2393 | for (vector = FIRST_EXTERNAL_VECTOR; vector < NR_VECTORS; vector++) { | |
2394 | unsigned int irq; | |
68a8ca59 | 2395 | unsigned int irr; |
54168ed7 IM |
2396 | struct irq_desc *desc; |
2397 | struct irq_cfg *cfg; | |
2398 | irq = __get_cpu_var(vector_irq)[vector]; | |
2399 | ||
0b8f1efa YL |
2400 | if (irq == -1) |
2401 | continue; | |
2402 | ||
54168ed7 IM |
2403 | desc = irq_to_desc(irq); |
2404 | if (!desc) | |
2405 | continue; | |
2406 | ||
2407 | cfg = irq_cfg(irq); | |
2408 | spin_lock(&desc->lock); | |
2409 | if (!cfg->move_cleanup_count) | |
2410 | goto unlock; | |
2411 | ||
22f65d31 | 2412 | if (vector == cfg->vector && cpumask_test_cpu(me, cfg->domain)) |
54168ed7 IM |
2413 | goto unlock; |
2414 | ||
68a8ca59 SS |
2415 | irr = apic_read(APIC_IRR + (vector / 32 * 0x10)); |
2416 | /* | |
2417 | * Check if the vector that needs to be cleanedup is | |
2418 | * registered at the cpu's IRR. If so, then this is not | |
2419 | * the best time to clean it up. Lets clean it up in the | |
2420 | * next attempt by sending another IRQ_MOVE_CLEANUP_VECTOR | |
2421 | * to myself. | |
2422 | */ | |
2423 | if (irr & (1 << (vector % 32))) { | |
2424 | apic->send_IPI_self(IRQ_MOVE_CLEANUP_VECTOR); | |
2425 | goto unlock; | |
2426 | } | |
54168ed7 IM |
2427 | __get_cpu_var(vector_irq)[vector] = -1; |
2428 | cfg->move_cleanup_count--; | |
2429 | unlock: | |
2430 | spin_unlock(&desc->lock); | |
2431 | } | |
2432 | ||
2433 | irq_exit(); | |
2434 | } | |
2435 | ||
3145e941 | 2436 | static void irq_complete_move(struct irq_desc **descp) |
54168ed7 | 2437 | { |
3145e941 YL |
2438 | struct irq_desc *desc = *descp; |
2439 | struct irq_cfg *cfg = desc->chip_data; | |
54168ed7 IM |
2440 | unsigned vector, me; |
2441 | ||
fcef5911 | 2442 | if (likely(!cfg->move_in_progress)) |
54168ed7 IM |
2443 | return; |
2444 | ||
2445 | vector = ~get_irq_regs()->orig_ax; | |
2446 | me = smp_processor_id(); | |
10b888d6 | 2447 | |
fcef5911 | 2448 | if (vector == cfg->vector && cpumask_test_cpu(me, cfg->domain)) |
22f65d31 | 2449 | send_cleanup_vector(cfg); |
497c9a19 YL |
2450 | } |
2451 | #else | |
3145e941 | 2452 | static inline void irq_complete_move(struct irq_desc **descp) {} |
497c9a19 | 2453 | #endif |
3145e941 | 2454 | |
1d025192 YL |
2455 | static void ack_apic_edge(unsigned int irq) |
2456 | { | |
3145e941 YL |
2457 | struct irq_desc *desc = irq_to_desc(irq); |
2458 | ||
2459 | irq_complete_move(&desc); | |
1d025192 YL |
2460 | move_native_irq(irq); |
2461 | ack_APIC_irq(); | |
2462 | } | |
2463 | ||
3eb2cce8 | 2464 | atomic_t irq_mis_count; |
3eb2cce8 | 2465 | |
047c8fdb YL |
2466 | static void ack_apic_level(unsigned int irq) |
2467 | { | |
3145e941 | 2468 | struct irq_desc *desc = irq_to_desc(irq); |
3eb2cce8 YL |
2469 | unsigned long v; |
2470 | int i; | |
3145e941 | 2471 | struct irq_cfg *cfg; |
54168ed7 | 2472 | int do_unmask_irq = 0; |
047c8fdb | 2473 | |
3145e941 | 2474 | irq_complete_move(&desc); |
047c8fdb | 2475 | #ifdef CONFIG_GENERIC_PENDING_IRQ |
54168ed7 | 2476 | /* If we are moving the irq we need to mask it */ |
3145e941 | 2477 | if (unlikely(desc->status & IRQ_MOVE_PENDING)) { |
54168ed7 | 2478 | do_unmask_irq = 1; |
3145e941 | 2479 | mask_IO_APIC_irq_desc(desc); |
54168ed7 | 2480 | } |
047c8fdb YL |
2481 | #endif |
2482 | ||
3eb2cce8 | 2483 | /* |
916a0fe7 JF |
2484 | * It appears there is an erratum which affects at least version 0x11 |
2485 | * of I/O APIC (that's the 82093AA and cores integrated into various | |
2486 | * chipsets). Under certain conditions a level-triggered interrupt is | |
2487 | * erroneously delivered as edge-triggered one but the respective IRR | |
2488 | * bit gets set nevertheless. As a result the I/O unit expects an EOI | |
2489 | * message but it will never arrive and further interrupts are blocked | |
2490 | * from the source. The exact reason is so far unknown, but the | |
2491 | * phenomenon was observed when two consecutive interrupt requests | |
2492 | * from a given source get delivered to the same CPU and the source is | |
2493 | * temporarily disabled in between. | |
2494 | * | |
2495 | * A workaround is to simulate an EOI message manually. We achieve it | |
2496 | * by setting the trigger mode to edge and then to level when the edge | |
2497 | * trigger mode gets detected in the TMR of a local APIC for a | |
2498 | * level-triggered interrupt. We mask the source for the time of the | |
2499 | * operation to prevent an edge-triggered interrupt escaping meanwhile. | |
2500 | * The idea is from Manfred Spraul. --macro | |
2501 | */ | |
3145e941 YL |
2502 | cfg = desc->chip_data; |
2503 | i = cfg->vector; | |
3eb2cce8 | 2504 | v = apic_read(APIC_TMR + ((i & ~0x1f) >> 1)); |
3eb2cce8 | 2505 | |
54168ed7 IM |
2506 | /* |
2507 | * We must acknowledge the irq before we move it or the acknowledge will | |
2508 | * not propagate properly. | |
2509 | */ | |
2510 | ack_APIC_irq(); | |
2511 | ||
2512 | /* Now we can move and renable the irq */ | |
2513 | if (unlikely(do_unmask_irq)) { | |
2514 | /* Only migrate the irq if the ack has been received. | |
2515 | * | |
2516 | * On rare occasions the broadcast level triggered ack gets | |
2517 | * delayed going to ioapics, and if we reprogram the | |
2518 | * vector while Remote IRR is still set the irq will never | |
2519 | * fire again. | |
2520 | * | |
2521 | * To prevent this scenario we read the Remote IRR bit | |
2522 | * of the ioapic. This has two effects. | |
2523 | * - On any sane system the read of the ioapic will | |
2524 | * flush writes (and acks) going to the ioapic from | |
2525 | * this cpu. | |
2526 | * - We get to see if the ACK has actually been delivered. | |
2527 | * | |
2528 | * Based on failed experiments of reprogramming the | |
2529 | * ioapic entry from outside of irq context starting | |
2530 | * with masking the ioapic entry and then polling until | |
2531 | * Remote IRR was clear before reprogramming the | |
2532 | * ioapic I don't trust the Remote IRR bit to be | |
2533 | * completey accurate. | |
2534 | * | |
2535 | * However there appears to be no other way to plug | |
2536 | * this race, so if the Remote IRR bit is not | |
2537 | * accurate and is causing problems then it is a hardware bug | |
2538 | * and you can go talk to the chipset vendor about it. | |
2539 | */ | |
3145e941 YL |
2540 | cfg = desc->chip_data; |
2541 | if (!io_apic_level_ack_pending(cfg)) | |
54168ed7 | 2542 | move_masked_irq(irq); |
3145e941 | 2543 | unmask_IO_APIC_irq_desc(desc); |
54168ed7 | 2544 | } |
1d025192 | 2545 | |
916a0fe7 | 2546 | /* Tail end of version 0x11 I/O APIC bug workaround */ |
1d025192 YL |
2547 | if (!(v & (1 << (i & 0x1f)))) { |
2548 | atomic_inc(&irq_mis_count); | |
2549 | spin_lock(&ioapic_lock); | |
3145e941 YL |
2550 | __mask_and_edge_IO_APIC_irq(cfg); |
2551 | __unmask_and_level_IO_APIC_irq(cfg); | |
1d025192 YL |
2552 | spin_unlock(&ioapic_lock); |
2553 | } | |
3eb2cce8 | 2554 | } |
1d025192 | 2555 | |
d0b03bd1 | 2556 | #ifdef CONFIG_INTR_REMAP |
25629d81 SS |
2557 | static void __eoi_ioapic_irq(unsigned int irq, struct irq_cfg *cfg) |
2558 | { | |
2559 | int apic, pin; | |
2560 | struct irq_pin_list *entry; | |
2561 | ||
2562 | entry = cfg->irq_2_pin; | |
2563 | for (;;) { | |
2564 | ||
2565 | if (!entry) | |
2566 | break; | |
2567 | ||
2568 | apic = entry->apic; | |
2569 | pin = entry->pin; | |
2570 | io_apic_eoi(apic, pin); | |
2571 | entry = entry->next; | |
2572 | } | |
2573 | } | |
2574 | ||
2575 | static void | |
2576 | eoi_ioapic_irq(struct irq_desc *desc) | |
2577 | { | |
2578 | struct irq_cfg *cfg; | |
2579 | unsigned long flags; | |
2580 | unsigned int irq; | |
2581 | ||
2582 | irq = desc->irq; | |
2583 | cfg = desc->chip_data; | |
2584 | ||
2585 | spin_lock_irqsave(&ioapic_lock, flags); | |
2586 | __eoi_ioapic_irq(irq, cfg); | |
2587 | spin_unlock_irqrestore(&ioapic_lock, flags); | |
2588 | } | |
2589 | ||
d0b03bd1 HW |
2590 | static void ir_ack_apic_edge(unsigned int irq) |
2591 | { | |
5d0ae2db | 2592 | ack_APIC_irq(); |
d0b03bd1 HW |
2593 | } |
2594 | ||
2595 | static void ir_ack_apic_level(unsigned int irq) | |
2596 | { | |
5d0ae2db WH |
2597 | struct irq_desc *desc = irq_to_desc(irq); |
2598 | ||
2599 | ack_APIC_irq(); | |
2600 | eoi_ioapic_irq(desc); | |
d0b03bd1 HW |
2601 | } |
2602 | #endif /* CONFIG_INTR_REMAP */ | |
2603 | ||
f5b9ed7a | 2604 | static struct irq_chip ioapic_chip __read_mostly = { |
d6c88a50 TG |
2605 | .name = "IO-APIC", |
2606 | .startup = startup_ioapic_irq, | |
2607 | .mask = mask_IO_APIC_irq, | |
2608 | .unmask = unmask_IO_APIC_irq, | |
2609 | .ack = ack_apic_edge, | |
2610 | .eoi = ack_apic_level, | |
54d5d424 | 2611 | #ifdef CONFIG_SMP |
d6c88a50 | 2612 | .set_affinity = set_ioapic_affinity_irq, |
54d5d424 | 2613 | #endif |
ace80ab7 | 2614 | .retrigger = ioapic_retrigger_irq, |
1da177e4 LT |
2615 | }; |
2616 | ||
54168ed7 | 2617 | static struct irq_chip ir_ioapic_chip __read_mostly = { |
d6c88a50 TG |
2618 | .name = "IR-IO-APIC", |
2619 | .startup = startup_ioapic_irq, | |
2620 | .mask = mask_IO_APIC_irq, | |
2621 | .unmask = unmask_IO_APIC_irq, | |
a1e38ca5 | 2622 | #ifdef CONFIG_INTR_REMAP |
d0b03bd1 HW |
2623 | .ack = ir_ack_apic_edge, |
2624 | .eoi = ir_ack_apic_level, | |
54168ed7 | 2625 | #ifdef CONFIG_SMP |
d6c88a50 | 2626 | .set_affinity = set_ir_ioapic_affinity_irq, |
a1e38ca5 | 2627 | #endif |
54168ed7 IM |
2628 | #endif |
2629 | .retrigger = ioapic_retrigger_irq, | |
2630 | }; | |
1da177e4 LT |
2631 | |
2632 | static inline void init_IO_APIC_traps(void) | |
2633 | { | |
2634 | int irq; | |
08678b08 | 2635 | struct irq_desc *desc; |
da51a821 | 2636 | struct irq_cfg *cfg; |
1da177e4 LT |
2637 | |
2638 | /* | |
2639 | * NOTE! The local APIC isn't very good at handling | |
2640 | * multiple interrupts at the same interrupt level. | |
2641 | * As the interrupt level is determined by taking the | |
2642 | * vector number and shifting that right by 4, we | |
2643 | * want to spread these out a bit so that they don't | |
2644 | * all fall in the same interrupt level. | |
2645 | * | |
2646 | * Also, we've got to be careful not to trash gate | |
2647 | * 0x80, because int 0x80 is hm, kind of importantish. ;) | |
2648 | */ | |
0b8f1efa | 2649 | for_each_irq_desc(irq, desc) { |
0b8f1efa YL |
2650 | cfg = desc->chip_data; |
2651 | if (IO_APIC_IRQ(irq) && cfg && !cfg->vector) { | |
1da177e4 LT |
2652 | /* |
2653 | * Hmm.. We don't have an entry for this, | |
2654 | * so default to an old-fashioned 8259 | |
2655 | * interrupt if we can.. | |
2656 | */ | |
99d093d1 | 2657 | if (irq < NR_IRQS_LEGACY) |
1da177e4 | 2658 | make_8259A_irq(irq); |
0b8f1efa | 2659 | else |
1da177e4 | 2660 | /* Strange. Oh, well.. */ |
08678b08 | 2661 | desc->chip = &no_irq_chip; |
1da177e4 LT |
2662 | } |
2663 | } | |
2664 | } | |
2665 | ||
f5b9ed7a IM |
2666 | /* |
2667 | * The local APIC irq-chip implementation: | |
2668 | */ | |
1da177e4 | 2669 | |
36062448 | 2670 | static void mask_lapic_irq(unsigned int irq) |
1da177e4 LT |
2671 | { |
2672 | unsigned long v; | |
2673 | ||
2674 | v = apic_read(APIC_LVT0); | |
593f4a78 | 2675 | apic_write(APIC_LVT0, v | APIC_LVT_MASKED); |
1da177e4 LT |
2676 | } |
2677 | ||
36062448 | 2678 | static void unmask_lapic_irq(unsigned int irq) |
1da177e4 | 2679 | { |
f5b9ed7a | 2680 | unsigned long v; |
1da177e4 | 2681 | |
f5b9ed7a | 2682 | v = apic_read(APIC_LVT0); |
593f4a78 | 2683 | apic_write(APIC_LVT0, v & ~APIC_LVT_MASKED); |
f5b9ed7a | 2684 | } |
1da177e4 | 2685 | |
3145e941 | 2686 | static void ack_lapic_irq(unsigned int irq) |
1d025192 YL |
2687 | { |
2688 | ack_APIC_irq(); | |
2689 | } | |
2690 | ||
f5b9ed7a | 2691 | static struct irq_chip lapic_chip __read_mostly = { |
9a1c6192 | 2692 | .name = "local-APIC", |
f5b9ed7a IM |
2693 | .mask = mask_lapic_irq, |
2694 | .unmask = unmask_lapic_irq, | |
c88ac1df | 2695 | .ack = ack_lapic_irq, |
1da177e4 LT |
2696 | }; |
2697 | ||
3145e941 | 2698 | static void lapic_register_intr(int irq, struct irq_desc *desc) |
c88ac1df | 2699 | { |
08678b08 | 2700 | desc->status &= ~IRQ_LEVEL; |
c88ac1df MR |
2701 | set_irq_chip_and_handler_name(irq, &lapic_chip, handle_edge_irq, |
2702 | "edge"); | |
c88ac1df MR |
2703 | } |
2704 | ||
e9427101 | 2705 | static void __init setup_nmi(void) |
1da177e4 LT |
2706 | { |
2707 | /* | |
36062448 | 2708 | * Dirty trick to enable the NMI watchdog ... |
1da177e4 LT |
2709 | * We put the 8259A master into AEOI mode and |
2710 | * unmask on all local APICs LVT0 as NMI. | |
2711 | * | |
2712 | * The idea to use the 8259A in AEOI mode ('8259A Virtual Wire') | |
2713 | * is from Maciej W. Rozycki - so we do not have to EOI from | |
2714 | * the NMI handler or the timer interrupt. | |
36062448 | 2715 | */ |
1da177e4 LT |
2716 | apic_printk(APIC_VERBOSE, KERN_INFO "activating NMI Watchdog ..."); |
2717 | ||
e9427101 | 2718 | enable_NMI_through_LVT0(); |
1da177e4 LT |
2719 | |
2720 | apic_printk(APIC_VERBOSE, " done.\n"); | |
2721 | } | |
2722 | ||
2723 | /* | |
2724 | * This looks a bit hackish but it's about the only one way of sending | |
2725 | * a few INTA cycles to 8259As and any associated glue logic. ICR does | |
2726 | * not support the ExtINT mode, unfortunately. We need to send these | |
2727 | * cycles as some i82489DX-based boards have glue logic that keeps the | |
2728 | * 8259A interrupt line asserted until INTA. --macro | |
2729 | */ | |
28acf285 | 2730 | static inline void __init unlock_ExtINT_logic(void) |
1da177e4 | 2731 | { |
fcfd636a | 2732 | int apic, pin, i; |
1da177e4 LT |
2733 | struct IO_APIC_route_entry entry0, entry1; |
2734 | unsigned char save_control, save_freq_select; | |
1da177e4 | 2735 | |
fcfd636a | 2736 | pin = find_isa_irq_pin(8, mp_INT); |
956fb531 AB |
2737 | if (pin == -1) { |
2738 | WARN_ON_ONCE(1); | |
2739 | return; | |
2740 | } | |
fcfd636a | 2741 | apic = find_isa_irq_apic(8, mp_INT); |
956fb531 AB |
2742 | if (apic == -1) { |
2743 | WARN_ON_ONCE(1); | |
1da177e4 | 2744 | return; |
956fb531 | 2745 | } |
1da177e4 | 2746 | |
cf4c6a2f | 2747 | entry0 = ioapic_read_entry(apic, pin); |
fcfd636a | 2748 | clear_IO_APIC_pin(apic, pin); |
1da177e4 LT |
2749 | |
2750 | memset(&entry1, 0, sizeof(entry1)); | |
2751 | ||
2752 | entry1.dest_mode = 0; /* physical delivery */ | |
2753 | entry1.mask = 0; /* unmask IRQ now */ | |
d83e94ac | 2754 | entry1.dest = hard_smp_processor_id(); |
1da177e4 LT |
2755 | entry1.delivery_mode = dest_ExtINT; |
2756 | entry1.polarity = entry0.polarity; | |
2757 | entry1.trigger = 0; | |
2758 | entry1.vector = 0; | |
2759 | ||
cf4c6a2f | 2760 | ioapic_write_entry(apic, pin, entry1); |
1da177e4 LT |
2761 | |
2762 | save_control = CMOS_READ(RTC_CONTROL); | |
2763 | save_freq_select = CMOS_READ(RTC_FREQ_SELECT); | |
2764 | CMOS_WRITE((save_freq_select & ~RTC_RATE_SELECT) | 0x6, | |
2765 | RTC_FREQ_SELECT); | |
2766 | CMOS_WRITE(save_control | RTC_PIE, RTC_CONTROL); | |
2767 | ||
2768 | i = 100; | |
2769 | while (i-- > 0) { | |
2770 | mdelay(10); | |
2771 | if ((CMOS_READ(RTC_INTR_FLAGS) & RTC_PF) == RTC_PF) | |
2772 | i -= 10; | |
2773 | } | |
2774 | ||
2775 | CMOS_WRITE(save_control, RTC_CONTROL); | |
2776 | CMOS_WRITE(save_freq_select, RTC_FREQ_SELECT); | |
fcfd636a | 2777 | clear_IO_APIC_pin(apic, pin); |
1da177e4 | 2778 | |
cf4c6a2f | 2779 | ioapic_write_entry(apic, pin, entry0); |
1da177e4 LT |
2780 | } |
2781 | ||
efa2559f | 2782 | static int disable_timer_pin_1 __initdata; |
047c8fdb | 2783 | /* Actually the next is obsolete, but keep it for paranoid reasons -AK */ |
54168ed7 | 2784 | static int __init disable_timer_pin_setup(char *arg) |
efa2559f YL |
2785 | { |
2786 | disable_timer_pin_1 = 1; | |
2787 | return 0; | |
2788 | } | |
54168ed7 | 2789 | early_param("disable_timer_pin_1", disable_timer_pin_setup); |
efa2559f YL |
2790 | |
2791 | int timer_through_8259 __initdata; | |
2792 | ||
1da177e4 LT |
2793 | /* |
2794 | * This code may look a bit paranoid, but it's supposed to cooperate with | |
2795 | * a wide range of boards and BIOS bugs. Fortunately only the timer IRQ | |
2796 | * is so screwy. Thanks to Brian Perkins for testing/hacking this beast | |
2797 | * fanatically on his truly buggy board. | |
54168ed7 IM |
2798 | * |
2799 | * FIXME: really need to revamp this for all platforms. | |
1da177e4 | 2800 | */ |
8542b200 | 2801 | static inline void __init check_timer(void) |
1da177e4 | 2802 | { |
3145e941 YL |
2803 | struct irq_desc *desc = irq_to_desc(0); |
2804 | struct irq_cfg *cfg = desc->chip_data; | |
85ac16d0 | 2805 | int node = cpu_to_node(boot_cpu_id); |
fcfd636a | 2806 | int apic1, pin1, apic2, pin2; |
4aae0702 | 2807 | unsigned long flags; |
047c8fdb | 2808 | int no_pin1 = 0; |
4aae0702 IM |
2809 | |
2810 | local_irq_save(flags); | |
d4d25dec | 2811 | |
1da177e4 LT |
2812 | /* |
2813 | * get/set the timer IRQ vector: | |
2814 | */ | |
2815 | disable_8259A_irq(0); | |
fe402e1f | 2816 | assign_irq_vector(0, cfg, apic->target_cpus()); |
1da177e4 LT |
2817 | |
2818 | /* | |
d11d5794 MR |
2819 | * As IRQ0 is to be enabled in the 8259A, the virtual |
2820 | * wire has to be disabled in the local APIC. Also | |
2821 | * timer interrupts need to be acknowledged manually in | |
2822 | * the 8259A for the i82489DX when using the NMI | |
2823 | * watchdog as that APIC treats NMIs as level-triggered. | |
2824 | * The AEOI mode will finish them in the 8259A | |
2825 | * automatically. | |
1da177e4 | 2826 | */ |
593f4a78 | 2827 | apic_write(APIC_LVT0, APIC_LVT_MASKED | APIC_DM_EXTINT); |
1da177e4 | 2828 | init_8259A(1); |
54168ed7 | 2829 | #ifdef CONFIG_X86_32 |
f72dccac YL |
2830 | { |
2831 | unsigned int ver; | |
2832 | ||
2833 | ver = apic_read(APIC_LVR); | |
2834 | ver = GET_APIC_VERSION(ver); | |
2835 | timer_ack = (nmi_watchdog == NMI_IO_APIC && !APIC_INTEGRATED(ver)); | |
2836 | } | |
54168ed7 | 2837 | #endif |
1da177e4 | 2838 | |
fcfd636a EB |
2839 | pin1 = find_isa_irq_pin(0, mp_INT); |
2840 | apic1 = find_isa_irq_apic(0, mp_INT); | |
2841 | pin2 = ioapic_i8259.pin; | |
2842 | apic2 = ioapic_i8259.apic; | |
1da177e4 | 2843 | |
49a66a0b MR |
2844 | apic_printk(APIC_QUIET, KERN_INFO "..TIMER: vector=0x%02X " |
2845 | "apic1=%d pin1=%d apic2=%d pin2=%d\n", | |
497c9a19 | 2846 | cfg->vector, apic1, pin1, apic2, pin2); |
1da177e4 | 2847 | |
691874fa MR |
2848 | /* |
2849 | * Some BIOS writers are clueless and report the ExtINTA | |
2850 | * I/O APIC input from the cascaded 8259A as the timer | |
2851 | * interrupt input. So just in case, if only one pin | |
2852 | * was found above, try it both directly and through the | |
2853 | * 8259A. | |
2854 | */ | |
2855 | if (pin1 == -1) { | |
54168ed7 IM |
2856 | if (intr_remapping_enabled) |
2857 | panic("BIOS bug: timer not connected to IO-APIC"); | |
691874fa MR |
2858 | pin1 = pin2; |
2859 | apic1 = apic2; | |
2860 | no_pin1 = 1; | |
2861 | } else if (pin2 == -1) { | |
2862 | pin2 = pin1; | |
2863 | apic2 = apic1; | |
2864 | } | |
2865 | ||
1da177e4 LT |
2866 | if (pin1 != -1) { |
2867 | /* | |
2868 | * Ok, does IRQ0 through the IOAPIC work? | |
2869 | */ | |
691874fa | 2870 | if (no_pin1) { |
85ac16d0 | 2871 | add_pin_to_irq_node(cfg, node, apic1, pin1); |
497c9a19 | 2872 | setup_timer_IRQ0_pin(apic1, pin1, cfg->vector); |
f72dccac YL |
2873 | } else { |
2874 | /* for edge trigger, setup_IO_APIC_irq already | |
2875 | * leave it unmasked. | |
2876 | * so only need to unmask if it is level-trigger | |
2877 | * do we really have level trigger timer? | |
2878 | */ | |
2879 | int idx; | |
2880 | idx = find_irq_entry(apic1, pin1, mp_INT); | |
2881 | if (idx != -1 && irq_trigger(idx)) | |
2882 | unmask_IO_APIC_irq_desc(desc); | |
691874fa | 2883 | } |
1da177e4 LT |
2884 | if (timer_irq_works()) { |
2885 | if (nmi_watchdog == NMI_IO_APIC) { | |
1da177e4 LT |
2886 | setup_nmi(); |
2887 | enable_8259A_irq(0); | |
1da177e4 | 2888 | } |
66759a01 CE |
2889 | if (disable_timer_pin_1 > 0) |
2890 | clear_IO_APIC_pin(0, pin1); | |
4aae0702 | 2891 | goto out; |
1da177e4 | 2892 | } |
54168ed7 IM |
2893 | if (intr_remapping_enabled) |
2894 | panic("timer doesn't work through Interrupt-remapped IO-APIC"); | |
f72dccac | 2895 | local_irq_disable(); |
fcfd636a | 2896 | clear_IO_APIC_pin(apic1, pin1); |
691874fa | 2897 | if (!no_pin1) |
49a66a0b MR |
2898 | apic_printk(APIC_QUIET, KERN_ERR "..MP-BIOS bug: " |
2899 | "8254 timer not connected to IO-APIC\n"); | |
1da177e4 | 2900 | |
49a66a0b MR |
2901 | apic_printk(APIC_QUIET, KERN_INFO "...trying to set up timer " |
2902 | "(IRQ0) through the 8259A ...\n"); | |
2903 | apic_printk(APIC_QUIET, KERN_INFO | |
2904 | "..... (found apic %d pin %d) ...\n", apic2, pin2); | |
1da177e4 LT |
2905 | /* |
2906 | * legacy devices should be connected to IO APIC #0 | |
2907 | */ | |
85ac16d0 | 2908 | replace_pin_at_irq_node(cfg, node, apic1, pin1, apic2, pin2); |
497c9a19 | 2909 | setup_timer_IRQ0_pin(apic2, pin2, cfg->vector); |
ecd29476 | 2910 | enable_8259A_irq(0); |
1da177e4 | 2911 | if (timer_irq_works()) { |
49a66a0b | 2912 | apic_printk(APIC_QUIET, KERN_INFO "....... works.\n"); |
35542c5e | 2913 | timer_through_8259 = 1; |
1da177e4 | 2914 | if (nmi_watchdog == NMI_IO_APIC) { |
60134ebe | 2915 | disable_8259A_irq(0); |
1da177e4 | 2916 | setup_nmi(); |
60134ebe | 2917 | enable_8259A_irq(0); |
1da177e4 | 2918 | } |
4aae0702 | 2919 | goto out; |
1da177e4 LT |
2920 | } |
2921 | /* | |
2922 | * Cleanup, just in case ... | |
2923 | */ | |
f72dccac | 2924 | local_irq_disable(); |
ecd29476 | 2925 | disable_8259A_irq(0); |
fcfd636a | 2926 | clear_IO_APIC_pin(apic2, pin2); |
49a66a0b | 2927 | apic_printk(APIC_QUIET, KERN_INFO "....... failed.\n"); |
1da177e4 | 2928 | } |
1da177e4 LT |
2929 | |
2930 | if (nmi_watchdog == NMI_IO_APIC) { | |
49a66a0b MR |
2931 | apic_printk(APIC_QUIET, KERN_WARNING "timer doesn't work " |
2932 | "through the IO-APIC - disabling NMI Watchdog!\n"); | |
067fa0ff | 2933 | nmi_watchdog = NMI_NONE; |
1da177e4 | 2934 | } |
54168ed7 | 2935 | #ifdef CONFIG_X86_32 |
d11d5794 | 2936 | timer_ack = 0; |
54168ed7 | 2937 | #endif |
1da177e4 | 2938 | |
49a66a0b MR |
2939 | apic_printk(APIC_QUIET, KERN_INFO |
2940 | "...trying to set up timer as Virtual Wire IRQ...\n"); | |
1da177e4 | 2941 | |
3145e941 | 2942 | lapic_register_intr(0, desc); |
497c9a19 | 2943 | apic_write(APIC_LVT0, APIC_DM_FIXED | cfg->vector); /* Fixed mode */ |
1da177e4 LT |
2944 | enable_8259A_irq(0); |
2945 | ||
2946 | if (timer_irq_works()) { | |
49a66a0b | 2947 | apic_printk(APIC_QUIET, KERN_INFO "..... works.\n"); |
4aae0702 | 2948 | goto out; |
1da177e4 | 2949 | } |
f72dccac | 2950 | local_irq_disable(); |
e67465f1 | 2951 | disable_8259A_irq(0); |
497c9a19 | 2952 | apic_write(APIC_LVT0, APIC_LVT_MASKED | APIC_DM_FIXED | cfg->vector); |
49a66a0b | 2953 | apic_printk(APIC_QUIET, KERN_INFO "..... failed.\n"); |
1da177e4 | 2954 | |
49a66a0b MR |
2955 | apic_printk(APIC_QUIET, KERN_INFO |
2956 | "...trying to set up timer as ExtINT IRQ...\n"); | |
1da177e4 | 2957 | |
1da177e4 LT |
2958 | init_8259A(0); |
2959 | make_8259A_irq(0); | |
593f4a78 | 2960 | apic_write(APIC_LVT0, APIC_DM_EXTINT); |
1da177e4 LT |
2961 | |
2962 | unlock_ExtINT_logic(); | |
2963 | ||
2964 | if (timer_irq_works()) { | |
49a66a0b | 2965 | apic_printk(APIC_QUIET, KERN_INFO "..... works.\n"); |
4aae0702 | 2966 | goto out; |
1da177e4 | 2967 | } |
f72dccac | 2968 | local_irq_disable(); |
49a66a0b | 2969 | apic_printk(APIC_QUIET, KERN_INFO "..... failed :(.\n"); |
1da177e4 | 2970 | panic("IO-APIC + timer doesn't work! Boot with apic=debug and send a " |
49a66a0b | 2971 | "report. Then try booting with the 'noapic' option.\n"); |
4aae0702 IM |
2972 | out: |
2973 | local_irq_restore(flags); | |
1da177e4 LT |
2974 | } |
2975 | ||
2976 | /* | |
af174783 MR |
2977 | * Traditionally ISA IRQ2 is the cascade IRQ, and is not available |
2978 | * to devices. However there may be an I/O APIC pin available for | |
2979 | * this interrupt regardless. The pin may be left unconnected, but | |
2980 | * typically it will be reused as an ExtINT cascade interrupt for | |
2981 | * the master 8259A. In the MPS case such a pin will normally be | |
2982 | * reported as an ExtINT interrupt in the MP table. With ACPI | |
2983 | * there is no provision for ExtINT interrupts, and in the absence | |
2984 | * of an override it would be treated as an ordinary ISA I/O APIC | |
2985 | * interrupt, that is edge-triggered and unmasked by default. We | |
2986 | * used to do this, but it caused problems on some systems because | |
2987 | * of the NMI watchdog and sometimes IRQ0 of the 8254 timer using | |
2988 | * the same ExtINT cascade interrupt to drive the local APIC of the | |
2989 | * bootstrap processor. Therefore we refrain from routing IRQ2 to | |
2990 | * the I/O APIC in all cases now. No actual device should request | |
2991 | * it anyway. --macro | |
1da177e4 LT |
2992 | */ |
2993 | #define PIC_IRQS (1 << PIC_CASCADE_IR) | |
2994 | ||
2995 | void __init setup_IO_APIC(void) | |
2996 | { | |
54168ed7 | 2997 | |
54168ed7 IM |
2998 | /* |
2999 | * calling enable_IO_APIC() is moved to setup_local_APIC for BP | |
3000 | */ | |
1da177e4 | 3001 | |
af174783 | 3002 | io_apic_irqs = ~PIC_IRQS; |
1da177e4 | 3003 | |
54168ed7 | 3004 | apic_printk(APIC_VERBOSE, "ENABLING IO-APIC IRQs\n"); |
d6c88a50 | 3005 | /* |
54168ed7 IM |
3006 | * Set up IO-APIC IRQ routing. |
3007 | */ | |
3008 | #ifdef CONFIG_X86_32 | |
d6c88a50 TG |
3009 | if (!acpi_ioapic) |
3010 | setup_ioapic_ids_from_mpc(); | |
54168ed7 | 3011 | #endif |
1da177e4 LT |
3012 | sync_Arb_IDs(); |
3013 | setup_IO_APIC_irqs(); | |
3014 | init_IO_APIC_traps(); | |
1e4c85f9 | 3015 | check_timer(); |
1da177e4 LT |
3016 | } |
3017 | ||
3018 | /* | |
54168ed7 IM |
3019 | * Called after all the initialization is done. If we didnt find any |
3020 | * APIC bugs then we can allow the modify fast path | |
1da177e4 | 3021 | */ |
36062448 | 3022 | |
1da177e4 LT |
3023 | static int __init io_apic_bug_finalize(void) |
3024 | { | |
d6c88a50 TG |
3025 | if (sis_apic_bug == -1) |
3026 | sis_apic_bug = 0; | |
3027 | return 0; | |
1da177e4 LT |
3028 | } |
3029 | ||
3030 | late_initcall(io_apic_bug_finalize); | |
3031 | ||
3032 | struct sysfs_ioapic_data { | |
3033 | struct sys_device dev; | |
3034 | struct IO_APIC_route_entry entry[0]; | |
3035 | }; | |
54168ed7 | 3036 | static struct sysfs_ioapic_data * mp_ioapic_data[MAX_IO_APICS]; |
1da177e4 | 3037 | |
438510f6 | 3038 | static int ioapic_suspend(struct sys_device *dev, pm_message_t state) |
1da177e4 LT |
3039 | { |
3040 | struct IO_APIC_route_entry *entry; | |
3041 | struct sysfs_ioapic_data *data; | |
1da177e4 | 3042 | int i; |
36062448 | 3043 | |
1da177e4 LT |
3044 | data = container_of(dev, struct sysfs_ioapic_data, dev); |
3045 | entry = data->entry; | |
54168ed7 IM |
3046 | for (i = 0; i < nr_ioapic_registers[dev->id]; i ++, entry ++ ) |
3047 | *entry = ioapic_read_entry(dev->id, i); | |
1da177e4 LT |
3048 | |
3049 | return 0; | |
3050 | } | |
3051 | ||
3052 | static int ioapic_resume(struct sys_device *dev) | |
3053 | { | |
3054 | struct IO_APIC_route_entry *entry; | |
3055 | struct sysfs_ioapic_data *data; | |
3056 | unsigned long flags; | |
3057 | union IO_APIC_reg_00 reg_00; | |
3058 | int i; | |
36062448 | 3059 | |
1da177e4 LT |
3060 | data = container_of(dev, struct sysfs_ioapic_data, dev); |
3061 | entry = data->entry; | |
3062 | ||
3063 | spin_lock_irqsave(&ioapic_lock, flags); | |
3064 | reg_00.raw = io_apic_read(dev->id, 0); | |
b5ba7e6d JSR |
3065 | if (reg_00.bits.ID != mp_ioapics[dev->id].apicid) { |
3066 | reg_00.bits.ID = mp_ioapics[dev->id].apicid; | |
1da177e4 LT |
3067 | io_apic_write(dev->id, 0, reg_00.raw); |
3068 | } | |
1da177e4 | 3069 | spin_unlock_irqrestore(&ioapic_lock, flags); |
36062448 | 3070 | for (i = 0; i < nr_ioapic_registers[dev->id]; i++) |
cf4c6a2f | 3071 | ioapic_write_entry(dev->id, i, entry[i]); |
1da177e4 LT |
3072 | |
3073 | return 0; | |
3074 | } | |
3075 | ||
3076 | static struct sysdev_class ioapic_sysdev_class = { | |
af5ca3f4 | 3077 | .name = "ioapic", |
1da177e4 LT |
3078 | .suspend = ioapic_suspend, |
3079 | .resume = ioapic_resume, | |
3080 | }; | |
3081 | ||
3082 | static int __init ioapic_init_sysfs(void) | |
3083 | { | |
54168ed7 IM |
3084 | struct sys_device * dev; |
3085 | int i, size, error; | |
1da177e4 LT |
3086 | |
3087 | error = sysdev_class_register(&ioapic_sysdev_class); | |
3088 | if (error) | |
3089 | return error; | |
3090 | ||
54168ed7 | 3091 | for (i = 0; i < nr_ioapics; i++ ) { |
36062448 | 3092 | size = sizeof(struct sys_device) + nr_ioapic_registers[i] |
1da177e4 | 3093 | * sizeof(struct IO_APIC_route_entry); |
25556c16 | 3094 | mp_ioapic_data[i] = kzalloc(size, GFP_KERNEL); |
1da177e4 LT |
3095 | if (!mp_ioapic_data[i]) { |
3096 | printk(KERN_ERR "Can't suspend/resume IOAPIC %d\n", i); | |
3097 | continue; | |
3098 | } | |
1da177e4 | 3099 | dev = &mp_ioapic_data[i]->dev; |
36062448 | 3100 | dev->id = i; |
1da177e4 LT |
3101 | dev->cls = &ioapic_sysdev_class; |
3102 | error = sysdev_register(dev); | |
3103 | if (error) { | |
3104 | kfree(mp_ioapic_data[i]); | |
3105 | mp_ioapic_data[i] = NULL; | |
3106 | printk(KERN_ERR "Can't suspend/resume IOAPIC %d\n", i); | |
3107 | continue; | |
3108 | } | |
3109 | } | |
3110 | ||
3111 | return 0; | |
3112 | } | |
3113 | ||
3114 | device_initcall(ioapic_init_sysfs); | |
3115 | ||
abcaa2b8 | 3116 | static int nr_irqs_gsi = NR_IRQS_LEGACY; |
3fc471ed | 3117 | /* |
95d77884 | 3118 | * Dynamic irq allocate and deallocation |
3fc471ed | 3119 | */ |
d047f53a | 3120 | unsigned int create_irq_nr(unsigned int irq_want, int node) |
3fc471ed | 3121 | { |
ace80ab7 | 3122 | /* Allocate an unused irq */ |
54168ed7 IM |
3123 | unsigned int irq; |
3124 | unsigned int new; | |
3fc471ed | 3125 | unsigned long flags; |
0b8f1efa | 3126 | struct irq_cfg *cfg_new = NULL; |
0b8f1efa | 3127 | struct irq_desc *desc_new = NULL; |
199751d7 YL |
3128 | |
3129 | irq = 0; | |
abcaa2b8 YL |
3130 | if (irq_want < nr_irqs_gsi) |
3131 | irq_want = nr_irqs_gsi; | |
3132 | ||
ace80ab7 | 3133 | spin_lock_irqsave(&vector_lock, flags); |
9594949b | 3134 | for (new = irq_want; new < nr_irqs; new++) { |
85ac16d0 | 3135 | desc_new = irq_to_desc_alloc_node(new, node); |
0b8f1efa YL |
3136 | if (!desc_new) { |
3137 | printk(KERN_INFO "can not get irq_desc for %d\n", new); | |
ace80ab7 | 3138 | continue; |
0b8f1efa YL |
3139 | } |
3140 | cfg_new = desc_new->chip_data; | |
3141 | ||
3142 | if (cfg_new->vector != 0) | |
ace80ab7 | 3143 | continue; |
d047f53a | 3144 | |
15e957d0 | 3145 | desc_new = move_irq_desc(desc_new, node); |
d047f53a | 3146 | |
fe402e1f | 3147 | if (__assign_irq_vector(new, cfg_new, apic->target_cpus()) == 0) |
ace80ab7 EB |
3148 | irq = new; |
3149 | break; | |
3150 | } | |
3151 | spin_unlock_irqrestore(&vector_lock, flags); | |
3fc471ed | 3152 | |
199751d7 | 3153 | if (irq > 0) { |
3fc471ed | 3154 | dynamic_irq_init(irq); |
0b8f1efa YL |
3155 | /* restore it, in case dynamic_irq_init clear it */ |
3156 | if (desc_new) | |
3157 | desc_new->chip_data = cfg_new; | |
3fc471ed EB |
3158 | } |
3159 | return irq; | |
3160 | } | |
3161 | ||
199751d7 YL |
3162 | int create_irq(void) |
3163 | { | |
d047f53a | 3164 | int node = cpu_to_node(boot_cpu_id); |
be5d5350 | 3165 | unsigned int irq_want; |
54168ed7 IM |
3166 | int irq; |
3167 | ||
be5d5350 | 3168 | irq_want = nr_irqs_gsi; |
d047f53a | 3169 | irq = create_irq_nr(irq_want, node); |
54168ed7 IM |
3170 | |
3171 | if (irq == 0) | |
3172 | irq = -1; | |
3173 | ||
3174 | return irq; | |
199751d7 YL |
3175 | } |
3176 | ||
3fc471ed EB |
3177 | void destroy_irq(unsigned int irq) |
3178 | { | |
3179 | unsigned long flags; | |
0b8f1efa YL |
3180 | struct irq_cfg *cfg; |
3181 | struct irq_desc *desc; | |
3fc471ed | 3182 | |
0b8f1efa YL |
3183 | /* store it, in case dynamic_irq_cleanup clear it */ |
3184 | desc = irq_to_desc(irq); | |
3185 | cfg = desc->chip_data; | |
3fc471ed | 3186 | dynamic_irq_cleanup(irq); |
0b8f1efa | 3187 | /* connect back irq_cfg */ |
25f6e89b | 3188 | desc->chip_data = cfg; |
3fc471ed | 3189 | |
54168ed7 | 3190 | free_irte(irq); |
3fc471ed | 3191 | spin_lock_irqsave(&vector_lock, flags); |
3145e941 | 3192 | __clear_irq_vector(irq, cfg); |
3fc471ed EB |
3193 | spin_unlock_irqrestore(&vector_lock, flags); |
3194 | } | |
3fc471ed | 3195 | |
2d3fcc1c | 3196 | /* |
27b46d76 | 3197 | * MSI message composition |
2d3fcc1c EB |
3198 | */ |
3199 | #ifdef CONFIG_PCI_MSI | |
3b7d1921 | 3200 | static int msi_compose_msg(struct pci_dev *pdev, unsigned int irq, struct msi_msg *msg) |
2d3fcc1c | 3201 | { |
497c9a19 YL |
3202 | struct irq_cfg *cfg; |
3203 | int err; | |
2d3fcc1c EB |
3204 | unsigned dest; |
3205 | ||
f1182638 JB |
3206 | if (disable_apic) |
3207 | return -ENXIO; | |
3208 | ||
3145e941 | 3209 | cfg = irq_cfg(irq); |
fe402e1f | 3210 | err = assign_irq_vector(irq, cfg, apic->target_cpus()); |
497c9a19 YL |
3211 | if (err) |
3212 | return err; | |
2d3fcc1c | 3213 | |
debccb3e | 3214 | dest = apic->cpu_mask_to_apicid_and(cfg->domain, apic->target_cpus()); |
497c9a19 | 3215 | |
54168ed7 IM |
3216 | if (irq_remapped(irq)) { |
3217 | struct irte irte; | |
3218 | int ir_index; | |
3219 | u16 sub_handle; | |
3220 | ||
3221 | ir_index = map_irq_to_irte_handle(irq, &sub_handle); | |
3222 | BUG_ON(ir_index == -1); | |
3223 | ||
3224 | memset (&irte, 0, sizeof(irte)); | |
3225 | ||
3226 | irte.present = 1; | |
9b5bc8dc | 3227 | irte.dst_mode = apic->irq_dest_mode; |
54168ed7 | 3228 | irte.trigger_mode = 0; /* edge */ |
9b5bc8dc | 3229 | irte.dlvry_mode = apic->irq_delivery_mode; |
54168ed7 IM |
3230 | irte.vector = cfg->vector; |
3231 | irte.dest_id = IRTE_DEST(dest); | |
3232 | ||
f007e99c WH |
3233 | /* Set source-id of interrupt request */ |
3234 | set_msi_sid(&irte, pdev); | |
3235 | ||
54168ed7 IM |
3236 | modify_irte(irq, &irte); |
3237 | ||
3238 | msg->address_hi = MSI_ADDR_BASE_HI; | |
3239 | msg->data = sub_handle; | |
3240 | msg->address_lo = MSI_ADDR_BASE_LO | MSI_ADDR_IR_EXT_INT | | |
3241 | MSI_ADDR_IR_SHV | | |
3242 | MSI_ADDR_IR_INDEX1(ir_index) | | |
3243 | MSI_ADDR_IR_INDEX2(ir_index); | |
29b61be6 | 3244 | } else { |
9d783ba0 SS |
3245 | if (x2apic_enabled()) |
3246 | msg->address_hi = MSI_ADDR_BASE_HI | | |
3247 | MSI_ADDR_EXT_DEST_ID(dest); | |
3248 | else | |
3249 | msg->address_hi = MSI_ADDR_BASE_HI; | |
3250 | ||
54168ed7 IM |
3251 | msg->address_lo = |
3252 | MSI_ADDR_BASE_LO | | |
9b5bc8dc | 3253 | ((apic->irq_dest_mode == 0) ? |
54168ed7 IM |
3254 | MSI_ADDR_DEST_MODE_PHYSICAL: |
3255 | MSI_ADDR_DEST_MODE_LOGICAL) | | |
9b5bc8dc | 3256 | ((apic->irq_delivery_mode != dest_LowestPrio) ? |
54168ed7 IM |
3257 | MSI_ADDR_REDIRECTION_CPU: |
3258 | MSI_ADDR_REDIRECTION_LOWPRI) | | |
3259 | MSI_ADDR_DEST_ID(dest); | |
497c9a19 | 3260 | |
54168ed7 IM |
3261 | msg->data = |
3262 | MSI_DATA_TRIGGER_EDGE | | |
3263 | MSI_DATA_LEVEL_ASSERT | | |
9b5bc8dc | 3264 | ((apic->irq_delivery_mode != dest_LowestPrio) ? |
54168ed7 IM |
3265 | MSI_DATA_DELIVERY_FIXED: |
3266 | MSI_DATA_DELIVERY_LOWPRI) | | |
3267 | MSI_DATA_VECTOR(cfg->vector); | |
3268 | } | |
497c9a19 | 3269 | return err; |
2d3fcc1c EB |
3270 | } |
3271 | ||
3b7d1921 | 3272 | #ifdef CONFIG_SMP |
d5dedd45 | 3273 | static int set_msi_irq_affinity(unsigned int irq, const struct cpumask *mask) |
2d3fcc1c | 3274 | { |
3145e941 | 3275 | struct irq_desc *desc = irq_to_desc(irq); |
497c9a19 | 3276 | struct irq_cfg *cfg; |
3b7d1921 EB |
3277 | struct msi_msg msg; |
3278 | unsigned int dest; | |
3b7d1921 | 3279 | |
22f65d31 MT |
3280 | dest = set_desc_affinity(desc, mask); |
3281 | if (dest == BAD_APICID) | |
d5dedd45 | 3282 | return -1; |
2d3fcc1c | 3283 | |
3145e941 | 3284 | cfg = desc->chip_data; |
2d3fcc1c | 3285 | |
3145e941 | 3286 | read_msi_msg_desc(desc, &msg); |
3b7d1921 EB |
3287 | |
3288 | msg.data &= ~MSI_DATA_VECTOR_MASK; | |
497c9a19 | 3289 | msg.data |= MSI_DATA_VECTOR(cfg->vector); |
3b7d1921 EB |
3290 | msg.address_lo &= ~MSI_ADDR_DEST_ID_MASK; |
3291 | msg.address_lo |= MSI_ADDR_DEST_ID(dest); | |
3292 | ||
3145e941 | 3293 | write_msi_msg_desc(desc, &msg); |
d5dedd45 YL |
3294 | |
3295 | return 0; | |
2d3fcc1c | 3296 | } |
54168ed7 IM |
3297 | #ifdef CONFIG_INTR_REMAP |
3298 | /* | |
3299 | * Migrate the MSI irq to another cpumask. This migration is | |
3300 | * done in the process context using interrupt-remapping hardware. | |
3301 | */ | |
d5dedd45 | 3302 | static int |
e7986739 | 3303 | ir_set_msi_irq_affinity(unsigned int irq, const struct cpumask *mask) |
54168ed7 | 3304 | { |
3145e941 | 3305 | struct irq_desc *desc = irq_to_desc(irq); |
a7883dec | 3306 | struct irq_cfg *cfg = desc->chip_data; |
54168ed7 | 3307 | unsigned int dest; |
54168ed7 | 3308 | struct irte irte; |
54168ed7 IM |
3309 | |
3310 | if (get_irte(irq, &irte)) | |
d5dedd45 | 3311 | return -1; |
54168ed7 | 3312 | |
22f65d31 MT |
3313 | dest = set_desc_affinity(desc, mask); |
3314 | if (dest == BAD_APICID) | |
d5dedd45 | 3315 | return -1; |
54168ed7 | 3316 | |
54168ed7 IM |
3317 | irte.vector = cfg->vector; |
3318 | irte.dest_id = IRTE_DEST(dest); | |
3319 | ||
3320 | /* | |
3321 | * atomically update the IRTE with the new destination and vector. | |
3322 | */ | |
3323 | modify_irte(irq, &irte); | |
3324 | ||
3325 | /* | |
3326 | * After this point, all the interrupts will start arriving | |
3327 | * at the new destination. So, time to cleanup the previous | |
3328 | * vector allocation. | |
3329 | */ | |
22f65d31 MT |
3330 | if (cfg->move_in_progress) |
3331 | send_cleanup_vector(cfg); | |
d5dedd45 YL |
3332 | |
3333 | return 0; | |
54168ed7 | 3334 | } |
3145e941 | 3335 | |
54168ed7 | 3336 | #endif |
3b7d1921 | 3337 | #endif /* CONFIG_SMP */ |
2d3fcc1c | 3338 | |
3b7d1921 EB |
3339 | /* |
3340 | * IRQ Chip for MSI PCI/PCI-X/PCI-Express Devices, | |
3341 | * which implement the MSI or MSI-X Capability Structure. | |
3342 | */ | |
3343 | static struct irq_chip msi_chip = { | |
3344 | .name = "PCI-MSI", | |
3345 | .unmask = unmask_msi_irq, | |
3346 | .mask = mask_msi_irq, | |
1d025192 | 3347 | .ack = ack_apic_edge, |
3b7d1921 EB |
3348 | #ifdef CONFIG_SMP |
3349 | .set_affinity = set_msi_irq_affinity, | |
3350 | #endif | |
3351 | .retrigger = ioapic_retrigger_irq, | |
2d3fcc1c EB |
3352 | }; |
3353 | ||
54168ed7 IM |
3354 | static struct irq_chip msi_ir_chip = { |
3355 | .name = "IR-PCI-MSI", | |
3356 | .unmask = unmask_msi_irq, | |
3357 | .mask = mask_msi_irq, | |
a1e38ca5 | 3358 | #ifdef CONFIG_INTR_REMAP |
d0b03bd1 | 3359 | .ack = ir_ack_apic_edge, |
54168ed7 IM |
3360 | #ifdef CONFIG_SMP |
3361 | .set_affinity = ir_set_msi_irq_affinity, | |
a1e38ca5 | 3362 | #endif |
54168ed7 IM |
3363 | #endif |
3364 | .retrigger = ioapic_retrigger_irq, | |
3365 | }; | |
3366 | ||
3367 | /* | |
3368 | * Map the PCI dev to the corresponding remapping hardware unit | |
3369 | * and allocate 'nvec' consecutive interrupt-remapping table entries | |
3370 | * in it. | |
3371 | */ | |
3372 | static int msi_alloc_irte(struct pci_dev *dev, int irq, int nvec) | |
3373 | { | |
3374 | struct intel_iommu *iommu; | |
3375 | int index; | |
3376 | ||
3377 | iommu = map_dev_to_ir(dev); | |
3378 | if (!iommu) { | |
3379 | printk(KERN_ERR | |
3380 | "Unable to map PCI %s to iommu\n", pci_name(dev)); | |
3381 | return -ENOENT; | |
3382 | } | |
3383 | ||
3384 | index = alloc_irte(iommu, irq, nvec); | |
3385 | if (index < 0) { | |
3386 | printk(KERN_ERR | |
3387 | "Unable to allocate %d IRTE for PCI %s\n", nvec, | |
d6c88a50 | 3388 | pci_name(dev)); |
54168ed7 IM |
3389 | return -ENOSPC; |
3390 | } | |
3391 | return index; | |
3392 | } | |
1d025192 | 3393 | |
3145e941 | 3394 | static int setup_msi_irq(struct pci_dev *dev, struct msi_desc *msidesc, int irq) |
1d025192 YL |
3395 | { |
3396 | int ret; | |
3397 | struct msi_msg msg; | |
3398 | ||
3399 | ret = msi_compose_msg(dev, irq, &msg); | |
3400 | if (ret < 0) | |
3401 | return ret; | |
3402 | ||
3145e941 | 3403 | set_irq_msi(irq, msidesc); |
1d025192 YL |
3404 | write_msi_msg(irq, &msg); |
3405 | ||
54168ed7 IM |
3406 | if (irq_remapped(irq)) { |
3407 | struct irq_desc *desc = irq_to_desc(irq); | |
3408 | /* | |
3409 | * irq migration in process context | |
3410 | */ | |
3411 | desc->status |= IRQ_MOVE_PCNTXT; | |
3412 | set_irq_chip_and_handler_name(irq, &msi_ir_chip, handle_edge_irq, "edge"); | |
3413 | } else | |
54168ed7 | 3414 | set_irq_chip_and_handler_name(irq, &msi_chip, handle_edge_irq, "edge"); |
1d025192 | 3415 | |
c81bba49 YL |
3416 | dev_printk(KERN_DEBUG, &dev->dev, "irq %d for MSI/MSI-X\n", irq); |
3417 | ||
1d025192 YL |
3418 | return 0; |
3419 | } | |
3420 | ||
047c8fdb YL |
3421 | int arch_setup_msi_irqs(struct pci_dev *dev, int nvec, int type) |
3422 | { | |
54168ed7 IM |
3423 | unsigned int irq; |
3424 | int ret, sub_handle; | |
0b8f1efa | 3425 | struct msi_desc *msidesc; |
54168ed7 | 3426 | unsigned int irq_want; |
1cc18521 | 3427 | struct intel_iommu *iommu = NULL; |
54168ed7 | 3428 | int index = 0; |
d047f53a | 3429 | int node; |
54168ed7 | 3430 | |
1c8d7b0a MW |
3431 | /* x86 doesn't support multiple MSI yet */ |
3432 | if (type == PCI_CAP_ID_MSI && nvec > 1) | |
3433 | return 1; | |
3434 | ||
d047f53a | 3435 | node = dev_to_node(&dev->dev); |
be5d5350 | 3436 | irq_want = nr_irqs_gsi; |
54168ed7 | 3437 | sub_handle = 0; |
0b8f1efa | 3438 | list_for_each_entry(msidesc, &dev->msi_list, list) { |
d047f53a | 3439 | irq = create_irq_nr(irq_want, node); |
54168ed7 IM |
3440 | if (irq == 0) |
3441 | return -1; | |
f1ee5548 | 3442 | irq_want = irq + 1; |
54168ed7 IM |
3443 | if (!intr_remapping_enabled) |
3444 | goto no_ir; | |
3445 | ||
3446 | if (!sub_handle) { | |
3447 | /* | |
3448 | * allocate the consecutive block of IRTE's | |
3449 | * for 'nvec' | |
3450 | */ | |
3451 | index = msi_alloc_irte(dev, irq, nvec); | |
3452 | if (index < 0) { | |
3453 | ret = index; | |
3454 | goto error; | |
3455 | } | |
3456 | } else { | |
3457 | iommu = map_dev_to_ir(dev); | |
3458 | if (!iommu) { | |
3459 | ret = -ENOENT; | |
3460 | goto error; | |
3461 | } | |
3462 | /* | |
3463 | * setup the mapping between the irq and the IRTE | |
3464 | * base index, the sub_handle pointing to the | |
3465 | * appropriate interrupt remap table entry. | |
3466 | */ | |
3467 | set_irte_irq(irq, iommu, index, sub_handle); | |
3468 | } | |
3469 | no_ir: | |
0b8f1efa | 3470 | ret = setup_msi_irq(dev, msidesc, irq); |
54168ed7 IM |
3471 | if (ret < 0) |
3472 | goto error; | |
3473 | sub_handle++; | |
3474 | } | |
3475 | return 0; | |
047c8fdb YL |
3476 | |
3477 | error: | |
54168ed7 IM |
3478 | destroy_irq(irq); |
3479 | return ret; | |
047c8fdb YL |
3480 | } |
3481 | ||
3b7d1921 EB |
3482 | void arch_teardown_msi_irq(unsigned int irq) |
3483 | { | |
f7feaca7 | 3484 | destroy_irq(irq); |
3b7d1921 EB |
3485 | } |
3486 | ||
9d783ba0 | 3487 | #if defined (CONFIG_DMAR) || defined (CONFIG_INTR_REMAP) |
54168ed7 | 3488 | #ifdef CONFIG_SMP |
d5dedd45 | 3489 | static int dmar_msi_set_affinity(unsigned int irq, const struct cpumask *mask) |
54168ed7 | 3490 | { |
3145e941 | 3491 | struct irq_desc *desc = irq_to_desc(irq); |
54168ed7 IM |
3492 | struct irq_cfg *cfg; |
3493 | struct msi_msg msg; | |
3494 | unsigned int dest; | |
54168ed7 | 3495 | |
22f65d31 MT |
3496 | dest = set_desc_affinity(desc, mask); |
3497 | if (dest == BAD_APICID) | |
d5dedd45 | 3498 | return -1; |
54168ed7 | 3499 | |
3145e941 | 3500 | cfg = desc->chip_data; |
54168ed7 IM |
3501 | |
3502 | dmar_msi_read(irq, &msg); | |
3503 | ||
3504 | msg.data &= ~MSI_DATA_VECTOR_MASK; | |
3505 | msg.data |= MSI_DATA_VECTOR(cfg->vector); | |
3506 | msg.address_lo &= ~MSI_ADDR_DEST_ID_MASK; | |
3507 | msg.address_lo |= MSI_ADDR_DEST_ID(dest); | |
3508 | ||
3509 | dmar_msi_write(irq, &msg); | |
d5dedd45 YL |
3510 | |
3511 | return 0; | |
54168ed7 | 3512 | } |
3145e941 | 3513 | |
54168ed7 IM |
3514 | #endif /* CONFIG_SMP */ |
3515 | ||
8f7007aa | 3516 | static struct irq_chip dmar_msi_type = { |
54168ed7 IM |
3517 | .name = "DMAR_MSI", |
3518 | .unmask = dmar_msi_unmask, | |
3519 | .mask = dmar_msi_mask, | |
3520 | .ack = ack_apic_edge, | |
3521 | #ifdef CONFIG_SMP | |
3522 | .set_affinity = dmar_msi_set_affinity, | |
3523 | #endif | |
3524 | .retrigger = ioapic_retrigger_irq, | |
3525 | }; | |
3526 | ||
3527 | int arch_setup_dmar_msi(unsigned int irq) | |
3528 | { | |
3529 | int ret; | |
3530 | struct msi_msg msg; | |
2d3fcc1c | 3531 | |
54168ed7 IM |
3532 | ret = msi_compose_msg(NULL, irq, &msg); |
3533 | if (ret < 0) | |
3534 | return ret; | |
3535 | dmar_msi_write(irq, &msg); | |
3536 | set_irq_chip_and_handler_name(irq, &dmar_msi_type, handle_edge_irq, | |
3537 | "edge"); | |
3538 | return 0; | |
3539 | } | |
3540 | #endif | |
3541 | ||
58ac1e76 | 3542 | #ifdef CONFIG_HPET_TIMER |
3543 | ||
3544 | #ifdef CONFIG_SMP | |
d5dedd45 | 3545 | static int hpet_msi_set_affinity(unsigned int irq, const struct cpumask *mask) |
58ac1e76 | 3546 | { |
3145e941 | 3547 | struct irq_desc *desc = irq_to_desc(irq); |
58ac1e76 | 3548 | struct irq_cfg *cfg; |
58ac1e76 | 3549 | struct msi_msg msg; |
3550 | unsigned int dest; | |
58ac1e76 | 3551 | |
22f65d31 MT |
3552 | dest = set_desc_affinity(desc, mask); |
3553 | if (dest == BAD_APICID) | |
d5dedd45 | 3554 | return -1; |
58ac1e76 | 3555 | |
3145e941 | 3556 | cfg = desc->chip_data; |
58ac1e76 | 3557 | |
3558 | hpet_msi_read(irq, &msg); | |
3559 | ||
3560 | msg.data &= ~MSI_DATA_VECTOR_MASK; | |
3561 | msg.data |= MSI_DATA_VECTOR(cfg->vector); | |
3562 | msg.address_lo &= ~MSI_ADDR_DEST_ID_MASK; | |
3563 | msg.address_lo |= MSI_ADDR_DEST_ID(dest); | |
3564 | ||
3565 | hpet_msi_write(irq, &msg); | |
d5dedd45 YL |
3566 | |
3567 | return 0; | |
58ac1e76 | 3568 | } |
3145e941 | 3569 | |
58ac1e76 | 3570 | #endif /* CONFIG_SMP */ |
3571 | ||
1cc18521 | 3572 | static struct irq_chip hpet_msi_type = { |
58ac1e76 | 3573 | .name = "HPET_MSI", |
3574 | .unmask = hpet_msi_unmask, | |
3575 | .mask = hpet_msi_mask, | |
3576 | .ack = ack_apic_edge, | |
3577 | #ifdef CONFIG_SMP | |
3578 | .set_affinity = hpet_msi_set_affinity, | |
3579 | #endif | |
3580 | .retrigger = ioapic_retrigger_irq, | |
3581 | }; | |
3582 | ||
3583 | int arch_setup_hpet_msi(unsigned int irq) | |
3584 | { | |
3585 | int ret; | |
3586 | struct msi_msg msg; | |
6ec3cfec | 3587 | struct irq_desc *desc = irq_to_desc(irq); |
58ac1e76 | 3588 | |
3589 | ret = msi_compose_msg(NULL, irq, &msg); | |
3590 | if (ret < 0) | |
3591 | return ret; | |
3592 | ||
3593 | hpet_msi_write(irq, &msg); | |
6ec3cfec | 3594 | desc->status |= IRQ_MOVE_PCNTXT; |
58ac1e76 | 3595 | set_irq_chip_and_handler_name(irq, &hpet_msi_type, handle_edge_irq, |
3596 | "edge"); | |
c81bba49 | 3597 | |
58ac1e76 | 3598 | return 0; |
3599 | } | |
3600 | #endif | |
3601 | ||
54168ed7 | 3602 | #endif /* CONFIG_PCI_MSI */ |
8b955b0d EB |
3603 | /* |
3604 | * Hypertransport interrupt support | |
3605 | */ | |
3606 | #ifdef CONFIG_HT_IRQ | |
3607 | ||
3608 | #ifdef CONFIG_SMP | |
3609 | ||
497c9a19 | 3610 | static void target_ht_irq(unsigned int irq, unsigned int dest, u8 vector) |
8b955b0d | 3611 | { |
ec68307c EB |
3612 | struct ht_irq_msg msg; |
3613 | fetch_ht_irq_msg(irq, &msg); | |
8b955b0d | 3614 | |
497c9a19 | 3615 | msg.address_lo &= ~(HT_IRQ_LOW_VECTOR_MASK | HT_IRQ_LOW_DEST_ID_MASK); |
ec68307c | 3616 | msg.address_hi &= ~(HT_IRQ_HIGH_DEST_ID_MASK); |
8b955b0d | 3617 | |
497c9a19 | 3618 | msg.address_lo |= HT_IRQ_LOW_VECTOR(vector) | HT_IRQ_LOW_DEST_ID(dest); |
ec68307c | 3619 | msg.address_hi |= HT_IRQ_HIGH_DEST_ID(dest); |
8b955b0d | 3620 | |
ec68307c | 3621 | write_ht_irq_msg(irq, &msg); |
8b955b0d EB |
3622 | } |
3623 | ||
d5dedd45 | 3624 | static int set_ht_irq_affinity(unsigned int irq, const struct cpumask *mask) |
8b955b0d | 3625 | { |
3145e941 | 3626 | struct irq_desc *desc = irq_to_desc(irq); |
497c9a19 | 3627 | struct irq_cfg *cfg; |
8b955b0d | 3628 | unsigned int dest; |
8b955b0d | 3629 | |
22f65d31 MT |
3630 | dest = set_desc_affinity(desc, mask); |
3631 | if (dest == BAD_APICID) | |
d5dedd45 | 3632 | return -1; |
8b955b0d | 3633 | |
3145e941 | 3634 | cfg = desc->chip_data; |
8b955b0d | 3635 | |
497c9a19 | 3636 | target_ht_irq(irq, dest, cfg->vector); |
d5dedd45 YL |
3637 | |
3638 | return 0; | |
8b955b0d | 3639 | } |
3145e941 | 3640 | |
8b955b0d EB |
3641 | #endif |
3642 | ||
c37e108d | 3643 | static struct irq_chip ht_irq_chip = { |
8b955b0d EB |
3644 | .name = "PCI-HT", |
3645 | .mask = mask_ht_irq, | |
3646 | .unmask = unmask_ht_irq, | |
1d025192 | 3647 | .ack = ack_apic_edge, |
8b955b0d EB |
3648 | #ifdef CONFIG_SMP |
3649 | .set_affinity = set_ht_irq_affinity, | |
3650 | #endif | |
3651 | .retrigger = ioapic_retrigger_irq, | |
3652 | }; | |
3653 | ||
3654 | int arch_setup_ht_irq(unsigned int irq, struct pci_dev *dev) | |
3655 | { | |
497c9a19 YL |
3656 | struct irq_cfg *cfg; |
3657 | int err; | |
8b955b0d | 3658 | |
f1182638 JB |
3659 | if (disable_apic) |
3660 | return -ENXIO; | |
3661 | ||
3145e941 | 3662 | cfg = irq_cfg(irq); |
fe402e1f | 3663 | err = assign_irq_vector(irq, cfg, apic->target_cpus()); |
54168ed7 | 3664 | if (!err) { |
ec68307c | 3665 | struct ht_irq_msg msg; |
8b955b0d | 3666 | unsigned dest; |
8b955b0d | 3667 | |
debccb3e IM |
3668 | dest = apic->cpu_mask_to_apicid_and(cfg->domain, |
3669 | apic->target_cpus()); | |
8b955b0d | 3670 | |
ec68307c | 3671 | msg.address_hi = HT_IRQ_HIGH_DEST_ID(dest); |
8b955b0d | 3672 | |
ec68307c EB |
3673 | msg.address_lo = |
3674 | HT_IRQ_LOW_BASE | | |
8b955b0d | 3675 | HT_IRQ_LOW_DEST_ID(dest) | |
497c9a19 | 3676 | HT_IRQ_LOW_VECTOR(cfg->vector) | |
9b5bc8dc | 3677 | ((apic->irq_dest_mode == 0) ? |
8b955b0d EB |
3678 | HT_IRQ_LOW_DM_PHYSICAL : |
3679 | HT_IRQ_LOW_DM_LOGICAL) | | |
3680 | HT_IRQ_LOW_RQEOI_EDGE | | |
9b5bc8dc | 3681 | ((apic->irq_delivery_mode != dest_LowestPrio) ? |
8b955b0d EB |
3682 | HT_IRQ_LOW_MT_FIXED : |
3683 | HT_IRQ_LOW_MT_ARBITRATED) | | |
3684 | HT_IRQ_LOW_IRQ_MASKED; | |
3685 | ||
ec68307c | 3686 | write_ht_irq_msg(irq, &msg); |
8b955b0d | 3687 | |
a460e745 IM |
3688 | set_irq_chip_and_handler_name(irq, &ht_irq_chip, |
3689 | handle_edge_irq, "edge"); | |
c81bba49 YL |
3690 | |
3691 | dev_printk(KERN_DEBUG, &dev->dev, "irq %d for HT\n", irq); | |
8b955b0d | 3692 | } |
497c9a19 | 3693 | return err; |
8b955b0d EB |
3694 | } |
3695 | #endif /* CONFIG_HT_IRQ */ | |
3696 | ||
03b48632 | 3697 | #ifdef CONFIG_X86_UV |
4173a0e7 DN |
3698 | /* |
3699 | * Re-target the irq to the specified CPU and enable the specified MMR located | |
3700 | * on the specified blade to allow the sending of MSIs to the specified CPU. | |
3701 | */ | |
3702 | int arch_enable_uv_irq(char *irq_name, unsigned int irq, int cpu, int mmr_blade, | |
3703 | unsigned long mmr_offset) | |
3704 | { | |
22f65d31 | 3705 | const struct cpumask *eligible_cpu = cpumask_of(cpu); |
4173a0e7 DN |
3706 | struct irq_cfg *cfg; |
3707 | int mmr_pnode; | |
3708 | unsigned long mmr_value; | |
3709 | struct uv_IO_APIC_route_entry *entry; | |
3710 | unsigned long flags; | |
3711 | int err; | |
3712 | ||
1cbac972 CG |
3713 | BUILD_BUG_ON(sizeof(struct uv_IO_APIC_route_entry) != sizeof(unsigned long)); |
3714 | ||
3145e941 YL |
3715 | cfg = irq_cfg(irq); |
3716 | ||
e7986739 | 3717 | err = assign_irq_vector(irq, cfg, eligible_cpu); |
4173a0e7 DN |
3718 | if (err != 0) |
3719 | return err; | |
3720 | ||
3721 | spin_lock_irqsave(&vector_lock, flags); | |
3722 | set_irq_chip_and_handler_name(irq, &uv_irq_chip, handle_percpu_irq, | |
3723 | irq_name); | |
3724 | spin_unlock_irqrestore(&vector_lock, flags); | |
3725 | ||
4173a0e7 DN |
3726 | mmr_value = 0; |
3727 | entry = (struct uv_IO_APIC_route_entry *)&mmr_value; | |
1cbac972 CG |
3728 | entry->vector = cfg->vector; |
3729 | entry->delivery_mode = apic->irq_delivery_mode; | |
3730 | entry->dest_mode = apic->irq_dest_mode; | |
3731 | entry->polarity = 0; | |
3732 | entry->trigger = 0; | |
3733 | entry->mask = 0; | |
3734 | entry->dest = apic->cpu_mask_to_apicid(eligible_cpu); | |
4173a0e7 DN |
3735 | |
3736 | mmr_pnode = uv_blade_to_pnode(mmr_blade); | |
3737 | uv_write_global_mmr64(mmr_pnode, mmr_offset, mmr_value); | |
3738 | ||
3739 | return irq; | |
3740 | } | |
3741 | ||
3742 | /* | |
3743 | * Disable the specified MMR located on the specified blade so that MSIs are | |
3744 | * longer allowed to be sent. | |
3745 | */ | |
3746 | void arch_disable_uv_irq(int mmr_blade, unsigned long mmr_offset) | |
3747 | { | |
3748 | unsigned long mmr_value; | |
3749 | struct uv_IO_APIC_route_entry *entry; | |
3750 | int mmr_pnode; | |
3751 | ||
1cbac972 CG |
3752 | BUILD_BUG_ON(sizeof(struct uv_IO_APIC_route_entry) != sizeof(unsigned long)); |
3753 | ||
4173a0e7 DN |
3754 | mmr_value = 0; |
3755 | entry = (struct uv_IO_APIC_route_entry *)&mmr_value; | |
4173a0e7 DN |
3756 | entry->mask = 1; |
3757 | ||
3758 | mmr_pnode = uv_blade_to_pnode(mmr_blade); | |
3759 | uv_write_global_mmr64(mmr_pnode, mmr_offset, mmr_value); | |
3760 | } | |
3761 | #endif /* CONFIG_X86_64 */ | |
3762 | ||
9d6a4d08 YL |
3763 | int __init io_apic_get_redir_entries (int ioapic) |
3764 | { | |
3765 | union IO_APIC_reg_01 reg_01; | |
3766 | unsigned long flags; | |
3767 | ||
3768 | spin_lock_irqsave(&ioapic_lock, flags); | |
3769 | reg_01.raw = io_apic_read(ioapic, 1); | |
3770 | spin_unlock_irqrestore(&ioapic_lock, flags); | |
3771 | ||
3772 | return reg_01.bits.entries; | |
3773 | } | |
3774 | ||
be5d5350 | 3775 | void __init probe_nr_irqs_gsi(void) |
9d6a4d08 | 3776 | { |
be5d5350 YL |
3777 | int nr = 0; |
3778 | ||
cc6c5006 YL |
3779 | nr = acpi_probe_gsi(); |
3780 | if (nr > nr_irqs_gsi) { | |
be5d5350 | 3781 | nr_irqs_gsi = nr; |
cc6c5006 YL |
3782 | } else { |
3783 | /* for acpi=off or acpi is not compiled in */ | |
3784 | int idx; | |
3785 | ||
3786 | nr = 0; | |
3787 | for (idx = 0; idx < nr_ioapics; idx++) | |
3788 | nr += io_apic_get_redir_entries(idx) + 1; | |
3789 | ||
3790 | if (nr > nr_irqs_gsi) | |
3791 | nr_irqs_gsi = nr; | |
3792 | } | |
3793 | ||
3794 | printk(KERN_DEBUG "nr_irqs_gsi: %d\n", nr_irqs_gsi); | |
9d6a4d08 YL |
3795 | } |
3796 | ||
4a046d17 YL |
3797 | #ifdef CONFIG_SPARSE_IRQ |
3798 | int __init arch_probe_nr_irqs(void) | |
3799 | { | |
3800 | int nr; | |
3801 | ||
f1ee5548 YL |
3802 | if (nr_irqs > (NR_VECTORS * nr_cpu_ids)) |
3803 | nr_irqs = NR_VECTORS * nr_cpu_ids; | |
4a046d17 | 3804 | |
f1ee5548 YL |
3805 | nr = nr_irqs_gsi + 8 * nr_cpu_ids; |
3806 | #if defined(CONFIG_PCI_MSI) || defined(CONFIG_HT_IRQ) | |
3807 | /* | |
3808 | * for MSI and HT dyn irq | |
3809 | */ | |
3810 | nr += nr_irqs_gsi * 16; | |
3811 | #endif | |
3812 | if (nr < nr_irqs) | |
4a046d17 YL |
3813 | nr_irqs = nr; |
3814 | ||
3815 | return 0; | |
3816 | } | |
3817 | #endif | |
3818 | ||
e5198075 YL |
3819 | static int __io_apic_set_pci_routing(struct device *dev, int irq, |
3820 | struct io_apic_irq_attr *irq_attr) | |
5ef21837 YL |
3821 | { |
3822 | struct irq_desc *desc; | |
3823 | struct irq_cfg *cfg; | |
3824 | int node; | |
e5198075 YL |
3825 | int ioapic, pin; |
3826 | int trigger, polarity; | |
5ef21837 | 3827 | |
e5198075 | 3828 | ioapic = irq_attr->ioapic; |
5ef21837 YL |
3829 | if (!IO_APIC_IRQ(irq)) { |
3830 | apic_printk(APIC_QUIET,KERN_ERR "IOAPIC[%d]: Invalid reference to IRQ 0\n", | |
3831 | ioapic); | |
3832 | return -EINVAL; | |
3833 | } | |
3834 | ||
3835 | if (dev) | |
3836 | node = dev_to_node(dev); | |
3837 | else | |
3838 | node = cpu_to_node(boot_cpu_id); | |
3839 | ||
3840 | desc = irq_to_desc_alloc_node(irq, node); | |
3841 | if (!desc) { | |
3842 | printk(KERN_INFO "can not get irq_desc %d\n", irq); | |
3843 | return 0; | |
3844 | } | |
3845 | ||
e5198075 YL |
3846 | pin = irq_attr->ioapic_pin; |
3847 | trigger = irq_attr->trigger; | |
3848 | polarity = irq_attr->polarity; | |
3849 | ||
5ef21837 YL |
3850 | /* |
3851 | * IRQs < 16 are already in the irq_2_pin[] map | |
3852 | */ | |
3853 | if (irq >= NR_IRQS_LEGACY) { | |
3854 | cfg = desc->chip_data; | |
3855 | add_pin_to_irq_node(cfg, node, ioapic, pin); | |
3856 | } | |
3857 | ||
e5198075 | 3858 | setup_IO_APIC_irq(ioapic, pin, irq, desc, trigger, polarity); |
5ef21837 YL |
3859 | |
3860 | return 0; | |
3861 | } | |
3862 | ||
e5198075 YL |
3863 | int io_apic_set_pci_routing(struct device *dev, int irq, |
3864 | struct io_apic_irq_attr *irq_attr) | |
5ef21837 | 3865 | { |
e5198075 | 3866 | int ioapic, pin; |
5ef21837 YL |
3867 | /* |
3868 | * Avoid pin reprogramming. PRTs typically include entries | |
3869 | * with redundant pin->gsi mappings (but unique PCI devices); | |
3870 | * we only program the IOAPIC on the first. | |
3871 | */ | |
e5198075 YL |
3872 | ioapic = irq_attr->ioapic; |
3873 | pin = irq_attr->ioapic_pin; | |
5ef21837 YL |
3874 | if (test_bit(pin, mp_ioapic_routing[ioapic].pin_programmed)) { |
3875 | pr_debug("Pin %d-%d already programmed\n", | |
3876 | mp_ioapics[ioapic].apicid, pin); | |
3877 | return 0; | |
3878 | } | |
3879 | set_bit(pin, mp_ioapic_routing[ioapic].pin_programmed); | |
3880 | ||
e5198075 | 3881 | return __io_apic_set_pci_routing(dev, irq, irq_attr); |
5ef21837 YL |
3882 | } |
3883 | ||
1da177e4 | 3884 | /* -------------------------------------------------------------------------- |
54168ed7 | 3885 | ACPI-based IOAPIC Configuration |
1da177e4 LT |
3886 | -------------------------------------------------------------------------- */ |
3887 | ||
888ba6c6 | 3888 | #ifdef CONFIG_ACPI |
1da177e4 | 3889 | |
54168ed7 | 3890 | #ifdef CONFIG_X86_32 |
36062448 | 3891 | int __init io_apic_get_unique_id(int ioapic, int apic_id) |
1da177e4 LT |
3892 | { |
3893 | union IO_APIC_reg_00 reg_00; | |
3894 | static physid_mask_t apic_id_map = PHYSID_MASK_NONE; | |
3895 | physid_mask_t tmp; | |
3896 | unsigned long flags; | |
3897 | int i = 0; | |
3898 | ||
3899 | /* | |
36062448 PC |
3900 | * The P4 platform supports up to 256 APIC IDs on two separate APIC |
3901 | * buses (one for LAPICs, one for IOAPICs), where predecessors only | |
1da177e4 | 3902 | * supports up to 16 on one shared APIC bus. |
36062448 | 3903 | * |
1da177e4 LT |
3904 | * TBD: Expand LAPIC/IOAPIC support on P4-class systems to take full |
3905 | * advantage of new APIC bus architecture. | |
3906 | */ | |
3907 | ||
3908 | if (physids_empty(apic_id_map)) | |
d190cb87 | 3909 | apic_id_map = apic->ioapic_phys_id_map(phys_cpu_present_map); |
1da177e4 LT |
3910 | |
3911 | spin_lock_irqsave(&ioapic_lock, flags); | |
3912 | reg_00.raw = io_apic_read(ioapic, 0); | |
3913 | spin_unlock_irqrestore(&ioapic_lock, flags); | |
3914 | ||
3915 | if (apic_id >= get_physical_broadcast()) { | |
3916 | printk(KERN_WARNING "IOAPIC[%d]: Invalid apic_id %d, trying " | |
3917 | "%d\n", ioapic, apic_id, reg_00.bits.ID); | |
3918 | apic_id = reg_00.bits.ID; | |
3919 | } | |
3920 | ||
3921 | /* | |
36062448 | 3922 | * Every APIC in a system must have a unique ID or we get lots of nice |
1da177e4 LT |
3923 | * 'stuck on smp_invalidate_needed IPI wait' messages. |
3924 | */ | |
d1d7cae8 | 3925 | if (apic->check_apicid_used(apic_id_map, apic_id)) { |
1da177e4 LT |
3926 | |
3927 | for (i = 0; i < get_physical_broadcast(); i++) { | |
d1d7cae8 | 3928 | if (!apic->check_apicid_used(apic_id_map, i)) |
1da177e4 LT |
3929 | break; |
3930 | } | |
3931 | ||
3932 | if (i == get_physical_broadcast()) | |
3933 | panic("Max apic_id exceeded!\n"); | |
3934 | ||
3935 | printk(KERN_WARNING "IOAPIC[%d]: apic_id %d already used, " | |
3936 | "trying %d\n", ioapic, apic_id, i); | |
3937 | ||
3938 | apic_id = i; | |
36062448 | 3939 | } |
1da177e4 | 3940 | |
8058714a | 3941 | tmp = apic->apicid_to_cpu_present(apic_id); |
1da177e4 LT |
3942 | physids_or(apic_id_map, apic_id_map, tmp); |
3943 | ||
3944 | if (reg_00.bits.ID != apic_id) { | |
3945 | reg_00.bits.ID = apic_id; | |
3946 | ||
3947 | spin_lock_irqsave(&ioapic_lock, flags); | |
3948 | io_apic_write(ioapic, 0, reg_00.raw); | |
3949 | reg_00.raw = io_apic_read(ioapic, 0); | |
3950 | spin_unlock_irqrestore(&ioapic_lock, flags); | |
3951 | ||
3952 | /* Sanity check */ | |
6070f9ec AD |
3953 | if (reg_00.bits.ID != apic_id) { |
3954 | printk("IOAPIC[%d]: Unable to change apic_id!\n", ioapic); | |
3955 | return -1; | |
3956 | } | |
1da177e4 LT |
3957 | } |
3958 | ||
3959 | apic_printk(APIC_VERBOSE, KERN_INFO | |
3960 | "IOAPIC[%d]: Assigned apic_id %d\n", ioapic, apic_id); | |
3961 | ||
3962 | return apic_id; | |
3963 | } | |
58f892e0 | 3964 | #endif |
1da177e4 | 3965 | |
36062448 | 3966 | int __init io_apic_get_version(int ioapic) |
1da177e4 LT |
3967 | { |
3968 | union IO_APIC_reg_01 reg_01; | |
3969 | unsigned long flags; | |
3970 | ||
3971 | spin_lock_irqsave(&ioapic_lock, flags); | |
3972 | reg_01.raw = io_apic_read(ioapic, 1); | |
3973 | spin_unlock_irqrestore(&ioapic_lock, flags); | |
3974 | ||
3975 | return reg_01.bits.version; | |
3976 | } | |
3977 | ||
61fd47e0 SL |
3978 | int acpi_get_override_irq(int bus_irq, int *trigger, int *polarity) |
3979 | { | |
3980 | int i; | |
3981 | ||
3982 | if (skip_ioapic_setup) | |
3983 | return -1; | |
3984 | ||
3985 | for (i = 0; i < mp_irq_entries; i++) | |
c2c21745 JSR |
3986 | if (mp_irqs[i].irqtype == mp_INT && |
3987 | mp_irqs[i].srcbusirq == bus_irq) | |
61fd47e0 SL |
3988 | break; |
3989 | if (i >= mp_irq_entries) | |
3990 | return -1; | |
3991 | ||
3992 | *trigger = irq_trigger(i); | |
3993 | *polarity = irq_polarity(i); | |
3994 | return 0; | |
3995 | } | |
3996 | ||
888ba6c6 | 3997 | #endif /* CONFIG_ACPI */ |
1a3f239d | 3998 | |
497c9a19 YL |
3999 | /* |
4000 | * This function currently is only a helper for the i386 smp boot process where | |
4001 | * we need to reprogram the ioredtbls to cater for the cpus which have come online | |
fe402e1f | 4002 | * so mask in all cases should simply be apic->target_cpus() |
497c9a19 YL |
4003 | */ |
4004 | #ifdef CONFIG_SMP | |
4005 | void __init setup_ioapic_dest(void) | |
4006 | { | |
b9c61b70 | 4007 | int pin, ioapic = 0, irq, irq_entry; |
6c2e9403 | 4008 | struct irq_desc *desc; |
22f65d31 | 4009 | const struct cpumask *mask; |
497c9a19 YL |
4010 | |
4011 | if (skip_ioapic_setup == 1) | |
4012 | return; | |
4013 | ||
b9c61b70 YL |
4014 | #ifdef CONFIG_ACPI |
4015 | if (!acpi_disabled && acpi_ioapic) { | |
4016 | ioapic = mp_find_ioapic(0); | |
4017 | if (ioapic < 0) | |
4018 | ioapic = 0; | |
4019 | } | |
4020 | #endif | |
6c2e9403 | 4021 | |
b9c61b70 YL |
4022 | for (pin = 0; pin < nr_ioapic_registers[ioapic]; pin++) { |
4023 | irq_entry = find_irq_entry(ioapic, pin, mp_INT); | |
4024 | if (irq_entry == -1) | |
4025 | continue; | |
4026 | irq = pin_2_irq(irq_entry, ioapic, pin); | |
6c2e9403 | 4027 | |
b9c61b70 | 4028 | desc = irq_to_desc(irq); |
6c2e9403 | 4029 | |
b9c61b70 YL |
4030 | /* |
4031 | * Honour affinities which have been set in early boot | |
4032 | */ | |
4033 | if (desc->status & | |
4034 | (IRQ_NO_BALANCING | IRQ_AFFINITY_SET)) | |
4035 | mask = desc->affinity; | |
4036 | else | |
4037 | mask = apic->target_cpus(); | |
497c9a19 | 4038 | |
b9c61b70 YL |
4039 | if (intr_remapping_enabled) |
4040 | set_ir_ioapic_affinity_irq_desc(desc, mask); | |
4041 | else | |
4042 | set_ioapic_affinity_irq_desc(desc, mask); | |
497c9a19 | 4043 | } |
b9c61b70 | 4044 | |
497c9a19 YL |
4045 | } |
4046 | #endif | |
4047 | ||
54168ed7 IM |
4048 | #define IOAPIC_RESOURCE_NAME_SIZE 11 |
4049 | ||
4050 | static struct resource *ioapic_resources; | |
4051 | ||
4052 | static struct resource * __init ioapic_setup_resources(void) | |
4053 | { | |
4054 | unsigned long n; | |
4055 | struct resource *res; | |
4056 | char *mem; | |
4057 | int i; | |
4058 | ||
4059 | if (nr_ioapics <= 0) | |
4060 | return NULL; | |
4061 | ||
4062 | n = IOAPIC_RESOURCE_NAME_SIZE + sizeof(struct resource); | |
4063 | n *= nr_ioapics; | |
4064 | ||
4065 | mem = alloc_bootmem(n); | |
4066 | res = (void *)mem; | |
4067 | ||
4068 | if (mem != NULL) { | |
4069 | mem += sizeof(struct resource) * nr_ioapics; | |
4070 | ||
4071 | for (i = 0; i < nr_ioapics; i++) { | |
4072 | res[i].name = mem; | |
4073 | res[i].flags = IORESOURCE_MEM | IORESOURCE_BUSY; | |
4074 | sprintf(mem, "IOAPIC %u", i); | |
4075 | mem += IOAPIC_RESOURCE_NAME_SIZE; | |
4076 | } | |
4077 | } | |
4078 | ||
4079 | ioapic_resources = res; | |
4080 | ||
4081 | return res; | |
4082 | } | |
54168ed7 | 4083 | |
f3294a33 YL |
4084 | void __init ioapic_init_mappings(void) |
4085 | { | |
4086 | unsigned long ioapic_phys, idx = FIX_IO_APIC_BASE_0; | |
54168ed7 | 4087 | struct resource *ioapic_res; |
d6c88a50 | 4088 | int i; |
f3294a33 | 4089 | |
54168ed7 | 4090 | ioapic_res = ioapic_setup_resources(); |
f3294a33 YL |
4091 | for (i = 0; i < nr_ioapics; i++) { |
4092 | if (smp_found_config) { | |
b5ba7e6d | 4093 | ioapic_phys = mp_ioapics[i].apicaddr; |
54168ed7 | 4094 | #ifdef CONFIG_X86_32 |
d6c88a50 TG |
4095 | if (!ioapic_phys) { |
4096 | printk(KERN_ERR | |
4097 | "WARNING: bogus zero IO-APIC " | |
4098 | "address found in MPTABLE, " | |
4099 | "disabling IO/APIC support!\n"); | |
4100 | smp_found_config = 0; | |
4101 | skip_ioapic_setup = 1; | |
4102 | goto fake_ioapic_page; | |
4103 | } | |
54168ed7 | 4104 | #endif |
f3294a33 | 4105 | } else { |
54168ed7 | 4106 | #ifdef CONFIG_X86_32 |
f3294a33 | 4107 | fake_ioapic_page: |
54168ed7 | 4108 | #endif |
f3294a33 | 4109 | ioapic_phys = (unsigned long) |
54168ed7 | 4110 | alloc_bootmem_pages(PAGE_SIZE); |
f3294a33 YL |
4111 | ioapic_phys = __pa(ioapic_phys); |
4112 | } | |
4113 | set_fixmap_nocache(idx, ioapic_phys); | |
54168ed7 IM |
4114 | apic_printk(APIC_VERBOSE, |
4115 | "mapped IOAPIC to %08lx (%08lx)\n", | |
4116 | __fix_to_virt(idx), ioapic_phys); | |
f3294a33 | 4117 | idx++; |
54168ed7 | 4118 | |
54168ed7 IM |
4119 | if (ioapic_res != NULL) { |
4120 | ioapic_res->start = ioapic_phys; | |
4121 | ioapic_res->end = ioapic_phys + (4 * 1024) - 1; | |
4122 | ioapic_res++; | |
4123 | } | |
f3294a33 YL |
4124 | } |
4125 | } | |
4126 | ||
54168ed7 IM |
4127 | static int __init ioapic_insert_resources(void) |
4128 | { | |
4129 | int i; | |
4130 | struct resource *r = ioapic_resources; | |
4131 | ||
4132 | if (!r) { | |
04c93ce4 BZ |
4133 | if (nr_ioapics > 0) { |
4134 | printk(KERN_ERR | |
4135 | "IO APIC resources couldn't be allocated.\n"); | |
4136 | return -1; | |
4137 | } | |
4138 | return 0; | |
54168ed7 IM |
4139 | } |
4140 | ||
4141 | for (i = 0; i < nr_ioapics; i++) { | |
4142 | insert_resource(&iomem_resource, r); | |
4143 | r++; | |
4144 | } | |
4145 | ||
4146 | return 0; | |
4147 | } | |
4148 | ||
4149 | /* Insert the IO APIC resources after PCI initialization has occured to handle | |
4150 | * IO APICS that are mapped in on a BAR in PCI space. */ | |
4151 | late_initcall(ioapic_insert_resources); |