]> git.proxmox.com Git - mirror_ubuntu-bionic-kernel.git/blame - arch/x86/kernel/cpu/amd.c
Merge branch 'fixes' of master.kernel.org:/home/rmk/linux-2.6-arm
[mirror_ubuntu-bionic-kernel.git] / arch / x86 / kernel / cpu / amd.c
CommitLineData
1da177e4
LT
1#include <linux/init.h>
2#include <linux/bitops.h>
3#include <linux/mm.h>
8d71a2ea 4
8bdbd962 5#include <linux/io.h>
1da177e4 6#include <asm/processor.h>
d3f7eae1 7#include <asm/apic.h>
1f442d70 8#include <asm/cpu.h>
42937e81 9#include <asm/pci-direct.h>
1da177e4 10
8d71a2ea
YL
11#ifdef CONFIG_X86_64
12# include <asm/numa_64.h>
13# include <asm/mmconfig.h>
14# include <asm/cacheflush.h>
15#endif
16
1da177e4
LT
17#include "cpu.h"
18
6c62aa4a 19#ifdef CONFIG_X86_32
1da177e4
LT
20/*
21 * B step AMD K6 before B 9730xxxx have hardware bugs that can cause
22 * misexecution of code under Linux. Owners of such processors should
23 * contact AMD for precise details and a CPU swap.
24 *
25 * See http://www.multimania.com/poulot/k6bug.html
26 * http://www.amd.com/K6/k6docs/revgd.html
27 *
28 * The following test is erm.. interesting. AMD neglected to up
29 * the chip setting when fixing the bug but they also tweaked some
30 * performance at the same time..
31 */
fb87a298 32
1da177e4
LT
33extern void vide(void);
34__asm__(".align 4\nvide: ret");
35
11fdd252
YL
36static void __cpuinit init_amd_k5(struct cpuinfo_x86 *c)
37{
38/*
39 * General Systems BIOSen alias the cpu frequency registers
40 * of the Elan at 0x000df000. Unfortuantly, one of the Linux
41 * drivers subsequently pokes it, and changes the CPU speed.
42 * Workaround : Remove the unneeded alias.
43 */
44#define CBAR (0xfffc) /* Configuration Base Address (32-bit) */
45#define CBAR_ENB (0x80000000)
46#define CBAR_KEY (0X000000CB)
47 if (c->x86_model == 9 || c->x86_model == 10) {
8bdbd962
AC
48 if (inl(CBAR) & CBAR_ENB)
49 outl(0 | CBAR_KEY, CBAR);
11fdd252
YL
50 }
51}
52
53
54static void __cpuinit init_amd_k6(struct cpuinfo_x86 *c)
55{
56 u32 l, h;
57 int mbytes = num_physpages >> (20-PAGE_SHIFT);
58
59 if (c->x86_model < 6) {
60 /* Based on AMD doc 20734R - June 2000 */
61 if (c->x86_model == 0) {
62 clear_cpu_cap(c, X86_FEATURE_APIC);
63 set_cpu_cap(c, X86_FEATURE_PGE);
64 }
65 return;
66 }
67
68 if (c->x86_model == 6 && c->x86_mask == 1) {
69 const int K6_BUG_LOOP = 1000000;
70 int n;
71 void (*f_vide)(void);
72 unsigned long d, d2;
73
74 printk(KERN_INFO "AMD K6 stepping B detected - ");
75
76 /*
77 * It looks like AMD fixed the 2.6.2 bug and improved indirect
78 * calls at the same time.
79 */
80
81 n = K6_BUG_LOOP;
82 f_vide = vide;
83 rdtscl(d);
84 while (n--)
85 f_vide();
86 rdtscl(d2);
87 d = d2-d;
88
89 if (d > 20*K6_BUG_LOOP)
8bdbd962
AC
90 printk(KERN_CONT
91 "system stability may be impaired when more than 32 MB are used.\n");
11fdd252 92 else
8bdbd962 93 printk(KERN_CONT "probably OK (after B9730xxxx).\n");
11fdd252
YL
94 printk(KERN_INFO "Please see http://membres.lycos.fr/poulot/k6bug.html\n");
95 }
96
97 /* K6 with old style WHCR */
98 if (c->x86_model < 8 ||
99 (c->x86_model == 8 && c->x86_mask < 8)) {
100 /* We can only write allocate on the low 508Mb */
101 if (mbytes > 508)
102 mbytes = 508;
103
104 rdmsr(MSR_K6_WHCR, l, h);
105 if ((l&0x0000FFFF) == 0) {
106 unsigned long flags;
107 l = (1<<0)|((mbytes/4)<<1);
108 local_irq_save(flags);
109 wbinvd();
110 wrmsr(MSR_K6_WHCR, l, h);
111 local_irq_restore(flags);
112 printk(KERN_INFO "Enabling old style K6 write allocation for %d Mb\n",
113 mbytes);
114 }
115 return;
116 }
117
118 if ((c->x86_model == 8 && c->x86_mask > 7) ||
119 c->x86_model == 9 || c->x86_model == 13) {
120 /* The more serious chips .. */
121
122 if (mbytes > 4092)
123 mbytes = 4092;
124
125 rdmsr(MSR_K6_WHCR, l, h);
126 if ((l&0xFFFF0000) == 0) {
127 unsigned long flags;
128 l = ((mbytes>>2)<<22)|(1<<16);
129 local_irq_save(flags);
130 wbinvd();
131 wrmsr(MSR_K6_WHCR, l, h);
132 local_irq_restore(flags);
133 printk(KERN_INFO "Enabling new style K6 write allocation for %d Mb\n",
134 mbytes);
135 }
136
137 return;
138 }
139
140 if (c->x86_model == 10) {
141 /* AMD Geode LX is model 10 */
142 /* placeholder for any needed mods */
143 return;
144 }
145}
146
1f442d70
YL
147static void __cpuinit amd_k7_smp_check(struct cpuinfo_x86 *c)
148{
149#ifdef CONFIG_SMP
150 /* calling is from identify_secondary_cpu() ? */
f6e9456c 151 if (!c->cpu_index)
1f442d70
YL
152 return;
153
154 /*
155 * Certain Athlons might work (for various values of 'work') in SMP
156 * but they are not certified as MP capable.
157 */
158 /* Athlon 660/661 is valid. */
159 if ((c->x86_model == 6) && ((c->x86_mask == 0) ||
160 (c->x86_mask == 1)))
161 goto valid_k7;
162
163 /* Duron 670 is valid */
164 if ((c->x86_model == 7) && (c->x86_mask == 0))
165 goto valid_k7;
166
167 /*
168 * Athlon 662, Duron 671, and Athlon >model 7 have capability
169 * bit. It's worth noting that the A5 stepping (662) of some
170 * Athlon XP's have the MP bit set.
171 * See http://www.heise.de/newsticker/data/jow-18.10.01-000 for
172 * more.
173 */
174 if (((c->x86_model == 6) && (c->x86_mask >= 2)) ||
175 ((c->x86_model == 7) && (c->x86_mask >= 1)) ||
176 (c->x86_model > 7))
177 if (cpu_has_mp)
178 goto valid_k7;
179
180 /* If we get here, not a certified SMP capable AMD system. */
181
182 /*
183 * Don't taint if we are running SMP kernel on a single non-MP
184 * approved Athlon
185 */
186 WARN_ONCE(1, "WARNING: This combination of AMD"
7da8b6dd 187 " processors is not suitable for SMP.\n");
1f442d70
YL
188 if (!test_taint(TAINT_UNSAFE_SMP))
189 add_taint(TAINT_UNSAFE_SMP);
190
191valid_k7:
192 ;
193#endif
194}
195
11fdd252
YL
196static void __cpuinit init_amd_k7(struct cpuinfo_x86 *c)
197{
198 u32 l, h;
199
200 /*
201 * Bit 15 of Athlon specific MSR 15, needs to be 0
202 * to enable SSE on Palomino/Morgan/Barton CPU's.
203 * If the BIOS didn't enable it already, enable it here.
204 */
205 if (c->x86_model >= 6 && c->x86_model <= 10) {
206 if (!cpu_has(c, X86_FEATURE_XMM)) {
207 printk(KERN_INFO "Enabling disabled K7/SSE Support.\n");
208 rdmsr(MSR_K7_HWCR, l, h);
209 l &= ~0x00008000;
210 wrmsr(MSR_K7_HWCR, l, h);
211 set_cpu_cap(c, X86_FEATURE_XMM);
212 }
213 }
214
215 /*
216 * It's been determined by AMD that Athlons since model 8 stepping 1
217 * are more robust with CLK_CTL set to 200xxxxx instead of 600xxxxx
218 * As per AMD technical note 27212 0.2
219 */
220 if ((c->x86_model == 8 && c->x86_mask >= 1) || (c->x86_model > 8)) {
221 rdmsr(MSR_K7_CLK_CTL, l, h);
222 if ((l & 0xfff00000) != 0x20000000) {
8bdbd962
AC
223 printk(KERN_INFO
224 "CPU: CLK_CTL MSR was %x. Reprogramming to %x\n",
225 l, ((l & 0x000fffff)|0x20000000));
11fdd252
YL
226 wrmsr(MSR_K7_CLK_CTL, (l & 0x000fffff)|0x20000000, h);
227 }
228 }
229
230 set_cpu_cap(c, X86_FEATURE_K7);
1f442d70
YL
231
232 amd_k7_smp_check(c);
11fdd252 233}
6c62aa4a
YL
234#endif
235
236#if defined(CONFIG_NUMA) && defined(CONFIG_X86_64)
237static int __cpuinit nearby_node(int apicid)
238{
239 int i, node;
240
241 for (i = apicid - 1; i >= 0; i--) {
242 node = apicid_to_node[i];
243 if (node != NUMA_NO_NODE && node_online(node))
244 return node;
245 }
246 for (i = apicid + 1; i < MAX_LOCAL_APIC; i++) {
247 node = apicid_to_node[i];
248 if (node != NUMA_NO_NODE && node_online(node))
249 return node;
250 }
251 return first_node(node_online_map); /* Shouldn't happen */
252}
253#endif
11fdd252 254
4a376ec3 255/*
23588c38
AH
256 * Fixup core topology information for
257 * (1) AMD multi-node processors
258 * Assumption: Number of cores in each internal node is the same.
6057b4d3 259 * (2) AMD processors supporting compute units
4a376ec3
AH
260 */
261#ifdef CONFIG_X86_HT
23588c38 262static void __cpuinit amd_get_topology(struct cpuinfo_x86 *c)
4a376ec3 263{
6057b4d3 264 u32 nodes;
23588c38 265 u8 node_id;
4a376ec3
AH
266 int cpu = smp_processor_id();
267
23588c38
AH
268 /* get information required for multi-node processors */
269 if (cpu_has(c, X86_FEATURE_TOPOEXT)) {
6057b4d3
AH
270 u32 eax, ebx, ecx, edx;
271
272 cpuid(0x8000001e, &eax, &ebx, &ecx, &edx);
273 nodes = ((ecx >> 8) & 7) + 1;
274 node_id = ecx & 7;
275
276 /* get compute unit information */
277 smp_num_siblings = ((ebx >> 8) & 3) + 1;
278 c->compute_unit_id = ebx & 0xff;
23588c38 279 } else if (cpu_has(c, X86_FEATURE_NODEID_MSR)) {
6057b4d3
AH
280 u64 value;
281
23588c38
AH
282 rdmsrl(MSR_FAM10H_NODE_ID, value);
283 nodes = ((value >> 3) & 7) + 1;
284 node_id = value & 7;
285 } else
4a376ec3
AH
286 return;
287
23588c38
AH
288 /* fixup multi-node processor information */
289 if (nodes > 1) {
6057b4d3
AH
290 u32 cores_per_node;
291
23588c38
AH
292 set_cpu_cap(c, X86_FEATURE_AMD_DCM);
293 cores_per_node = c->x86_max_cores / nodes;
9d260ebc 294
23588c38
AH
295 /* store NodeID, use llc_shared_map to store sibling info */
296 per_cpu(cpu_llc_id, cpu) = node_id;
4a376ec3 297
23588c38
AH
298 /* core id to be in range from 0 to (cores_per_node - 1) */
299 c->cpu_core_id = c->cpu_core_id % cores_per_node;
300 }
4a376ec3
AH
301}
302#endif
303
11fdd252
YL
304/*
305 * On a AMD dual core setup the lower bits of the APIC id distingush the cores.
306 * Assumes number of cores is a power of two.
307 */
308static void __cpuinit amd_detect_cmp(struct cpuinfo_x86 *c)
309{
310#ifdef CONFIG_X86_HT
311 unsigned bits;
99bd0c0f 312 int cpu = smp_processor_id();
11fdd252
YL
313
314 bits = c->x86_coreid_bits;
11fdd252
YL
315 /* Low order bits define the core id (index of core in socket) */
316 c->cpu_core_id = c->initial_apicid & ((1 << bits)-1);
317 /* Convert the initial APIC ID into the socket ID */
318 c->phys_proc_id = c->initial_apicid >> bits;
99bd0c0f
AH
319 /* use socket ID also for last level cache */
320 per_cpu(cpu_llc_id, cpu) = c->phys_proc_id;
23588c38 321 amd_get_topology(c);
11fdd252
YL
322#endif
323}
324
6a812691
AH
325int amd_get_nb_id(int cpu)
326{
327 int id = 0;
328#ifdef CONFIG_SMP
329 id = per_cpu(cpu_llc_id, cpu);
330#endif
331 return id;
332}
333EXPORT_SYMBOL_GPL(amd_get_nb_id);
334
6c62aa4a
YL
335static void __cpuinit srat_detect_node(struct cpuinfo_x86 *c)
336{
337#if defined(CONFIG_NUMA) && defined(CONFIG_X86_64)
338 int cpu = smp_processor_id();
339 int node;
0d96b9ff 340 unsigned apicid = c->apicid;
6c62aa4a 341
4a376ec3 342 node = per_cpu(cpu_llc_id, cpu);
6c62aa4a 343
6c62aa4a
YL
344 if (apicid_to_node[apicid] != NUMA_NO_NODE)
345 node = apicid_to_node[apicid];
346 if (!node_online(node)) {
347 /* Two possibilities here:
348 - The CPU is missing memory and no node was created.
349 In that case try picking one from a nearby CPU
350 - The APIC IDs differ from the HyperTransport node IDs
351 which the K8 northbridge parsing fills in.
352 Assume they are all increased by a constant offset,
353 but in the same order as the HT nodeids.
354 If that doesn't result in a usable node fall back to the
355 path for the previous case. */
356
357 int ht_nodeid = c->initial_apicid;
358
359 if (ht_nodeid >= 0 &&
360 apicid_to_node[ht_nodeid] != NUMA_NO_NODE)
361 node = apicid_to_node[ht_nodeid];
362 /* Pick a nearby node */
363 if (!node_online(node))
364 node = nearby_node(apicid);
365 }
366 numa_set_node(cpu, node);
6c62aa4a
YL
367#endif
368}
369
11fdd252
YL
370static void __cpuinit early_init_amd_mc(struct cpuinfo_x86 *c)
371{
372#ifdef CONFIG_X86_HT
373 unsigned bits, ecx;
374
375 /* Multi core CPU? */
376 if (c->extended_cpuid_level < 0x80000008)
377 return;
378
379 ecx = cpuid_ecx(0x80000008);
380
381 c->x86_max_cores = (ecx & 0xff) + 1;
382
383 /* CPU telling us the core id bits shift? */
384 bits = (ecx >> 12) & 0xF;
385
386 /* Otherwise recompute */
387 if (bits == 0) {
388 while ((1 << bits) < c->x86_max_cores)
389 bits++;
390 }
391
392 c->x86_coreid_bits = bits;
393#endif
394}
395
03ae5768 396static void __cpuinit early_init_amd(struct cpuinfo_x86 *c)
2b16a235 397{
11fdd252
YL
398 early_init_amd_mc(c);
399
40fb1715
VP
400 /*
401 * c->x86_power is 8000_0007 edx. Bit 8 is TSC runs at constant rate
402 * with P/T states and does not stop in deep C-states
403 */
404 if (c->x86_power & (1 << 8)) {
e3224234 405 set_cpu_cap(c, X86_FEATURE_CONSTANT_TSC);
40fb1715
VP
406 set_cpu_cap(c, X86_FEATURE_NONSTOP_TSC);
407 }
5fef55fd 408
6c62aa4a
YL
409#ifdef CONFIG_X86_64
410 set_cpu_cap(c, X86_FEATURE_SYSCALL32);
411#else
5fef55fd 412 /* Set MTRR capability flag if appropriate */
6c62aa4a
YL
413 if (c->x86 == 5)
414 if (c->x86_model == 13 || c->x86_model == 9 ||
415 (c->x86_model == 8 && c->x86_mask >= 8))
416 set_cpu_cap(c, X86_FEATURE_K6_MTRR);
417#endif
42937e81
AH
418#if defined(CONFIG_X86_LOCAL_APIC) && defined(CONFIG_PCI)
419 /* check CPU config space for extended APIC ID */
2cb07860 420 if (cpu_has_apic && c->x86 >= 0xf) {
42937e81
AH
421 unsigned int val;
422 val = read_pci_config(0, 24, 0, 0x68);
423 if ((val & ((1 << 17) | (1 << 18))) == ((1 << 17) | (1 << 18)))
424 set_cpu_cap(c, X86_FEATURE_EXTD_APICID);
425 }
426#endif
acf01734
BP
427
428 /* We need to do the following only once */
429 if (c != &boot_cpu_data)
430 return;
431
432 if (cpu_has(c, X86_FEATURE_CONSTANT_TSC)) {
433
434 if (c->x86 > 0x10 ||
435 (c->x86 == 0x10 && c->x86_model >= 0x2)) {
436 u64 val;
437
438 rdmsrl(MSR_K7_HWCR, val);
439 if (!(val & BIT(24)))
440 printk(KERN_WARNING FW_BUG "TSC doesn't count "
441 "with P0 frequency!\n");
442 }
443 }
2b16a235
AK
444}
445
b4af3f7c 446static void __cpuinit init_amd(struct cpuinfo_x86 *c)
1da177e4 447{
7d318d77 448#ifdef CONFIG_SMP
3c92c2ba 449 unsigned long long value;
7d318d77 450
fb87a298
PC
451 /*
452 * Disable TLB flush filter by setting HWCR.FFDIS on K8
7d318d77
AK
453 * bit 6 of msr C001_0015
454 *
455 * Errata 63 for SH-B3 steppings
456 * Errata 122 for all steppings (F+ have it disabled by default)
457 */
11fdd252 458 if (c->x86 == 0xf) {
7d318d77
AK
459 rdmsrl(MSR_K7_HWCR, value);
460 value |= 1 << 6;
461 wrmsrl(MSR_K7_HWCR, value);
462 }
463#endif
464
2b16a235
AK
465 early_init_amd(c);
466
fb87a298
PC
467 /*
468 * Bit 31 in normal CPUID used for nonstandard 3DNow ID;
16282a8e 469 * 3DNow is IDd by bit 31 in extended CPUID (1*32+31) anyway
fb87a298 470 */
16282a8e 471 clear_cpu_cap(c, 0*32+31);
fb87a298 472
6c62aa4a
YL
473#ifdef CONFIG_X86_64
474 /* On C+ stepping K8 rep microcode works well for copy/memset */
475 if (c->x86 == 0xf) {
476 u32 level;
477
478 level = cpuid_eax(1);
8bdbd962 479 if ((level >= 0x0f48 && level < 0x0f50) || level >= 0x0f58)
6c62aa4a 480 set_cpu_cap(c, X86_FEATURE_REP_GOOD);
fbd8b181
KW
481
482 /*
483 * Some BIOSes incorrectly force this feature, but only K8
484 * revision D (model = 0x14) and later actually support it.
6b0f43dd 485 * (AMD Erratum #110, docId: 25759).
fbd8b181 486 */
6b0f43dd
BP
487 if (c->x86_model < 0x14 && cpu_has(c, X86_FEATURE_LAHF_LM)) {
488 u64 val;
489
fbd8b181 490 clear_cpu_cap(c, X86_FEATURE_LAHF_LM);
6b0f43dd
BP
491 if (!rdmsrl_amd_safe(0xc001100d, &val)) {
492 val &= ~(1ULL << 32);
493 wrmsrl_amd_safe(0xc001100d, val);
494 }
495 }
496
6c62aa4a 497 }
12d8a961 498 if (c->x86 >= 0x10)
6c62aa4a 499 set_cpu_cap(c, X86_FEATURE_REP_GOOD);
0d96b9ff
YL
500
501 /* get apicid instead of initial apic id from cpuid */
502 c->apicid = hard_smp_processor_id();
6c62aa4a
YL
503#else
504
505 /*
506 * FIXME: We should handle the K5 here. Set up the write
507 * range and also turn on MSR 83 bits 4 and 31 (write alloc,
508 * no bus pipeline)
509 */
510
fb87a298
PC
511 switch (c->x86) {
512 case 4:
11fdd252
YL
513 init_amd_k5(c);
514 break;
fb87a298 515 case 5:
11fdd252 516 init_amd_k6(c);
1da177e4 517 break;
11fdd252
YL
518 case 6: /* An Athlon/Duron */
519 init_amd_k7(c);
1da177e4
LT
520 break;
521 }
11fdd252
YL
522
523 /* K6s reports MCEs but don't actually have all the MSRs */
524 if (c->x86 < 6)
525 clear_cpu_cap(c, X86_FEATURE_MCE);
6c62aa4a 526#endif
11fdd252 527
6c62aa4a 528 /* Enable workaround for FXSAVE leak */
18bd057b 529 if (c->x86 >= 6)
16282a8e 530 set_cpu_cap(c, X86_FEATURE_FXSAVE_LEAK);
1da177e4 531
11fdd252
YL
532 if (!c->x86_model_id[0]) {
533 switch (c->x86) {
534 case 0xf:
535 /* Should distinguish Models here, but this is only
536 a fallback anyways. */
537 strcpy(c->x86_model_id, "Hammer");
538 break;
539 }
540 }
3dd9d514 541
27c13ece 542 cpu_detect_cache_sizes(c);
3dd9d514 543
11fdd252 544 /* Multi core CPU? */
6c62aa4a 545 if (c->extended_cpuid_level >= 0x80000008) {
11fdd252 546 amd_detect_cmp(c);
6c62aa4a
YL
547 srat_detect_node(c);
548 }
faee9a5d 549
6c62aa4a 550#ifdef CONFIG_X86_32
11fdd252 551 detect_ht(c);
6c62aa4a 552#endif
39b3a791 553
11fdd252 554 if (c->extended_cpuid_level >= 0x80000006) {
d9fadd7b 555 if (cpuid_edx(0x80000006) & 0xf000)
67cddd94
AK
556 num_cache_leaves = 4;
557 else
558 num_cache_leaves = 3;
559 }
3556ddfa 560
12d8a961 561 if (c->x86 >= 0xf)
11fdd252 562 set_cpu_cap(c, X86_FEATURE_K8);
de421863 563
11fdd252
YL
564 if (cpu_has_xmm2) {
565 /* MFENCE stops RDTSC speculation */
16282a8e 566 set_cpu_cap(c, X86_FEATURE_MFENCE_RDTSC);
11fdd252 567 }
6c62aa4a
YL
568
569#ifdef CONFIG_X86_64
570 if (c->x86 == 0x10) {
571 /* do this for boot cpu */
572 if (c == &boot_cpu_data)
573 check_enable_amd_mmconf_dmi();
574
575 fam10h_check_enable_mmcfg();
576 }
577
12d8a961 578 if (c == &boot_cpu_data && c->x86 >= 0xf) {
6c62aa4a
YL
579 unsigned long long tseg;
580
581 /*
582 * Split up direct mapping around the TSEG SMM area.
583 * Don't do it for gbpages because there seems very little
584 * benefit in doing so.
585 */
586 if (!rdmsrl_safe(MSR_K8_TSEG_ADDR, &tseg)) {
8bdbd962
AC
587 printk(KERN_DEBUG "tseg: %010llx\n", tseg);
588 if ((tseg>>PMD_SHIFT) <
6c62aa4a 589 (max_low_pfn_mapped>>(PMD_SHIFT-PAGE_SHIFT)) ||
8bdbd962 590 ((tseg>>PMD_SHIFT) <
6c62aa4a 591 (max_pfn_mapped>>(PMD_SHIFT-PAGE_SHIFT)) &&
8bdbd962
AC
592 (tseg>>PMD_SHIFT) >= (1ULL<<(32 - PMD_SHIFT))))
593 set_memory_4k((unsigned long)__va(tseg), 1);
6c62aa4a
YL
594 }
595 }
596#endif
1da177e4
LT
597}
598
6c62aa4a 599#ifdef CONFIG_X86_32
8bdbd962
AC
600static unsigned int __cpuinit amd_size_cache(struct cpuinfo_x86 *c,
601 unsigned int size)
1da177e4
LT
602{
603 /* AMD errata T13 (order #21922) */
604 if ((c->x86 == 6)) {
8bdbd962
AC
605 /* Duron Rev A0 */
606 if (c->x86_model == 3 && c->x86_mask == 0)
1da177e4 607 size = 64;
8bdbd962 608 /* Tbird rev A1/A2 */
1da177e4 609 if (c->x86_model == 4 &&
8bdbd962 610 (c->x86_mask == 0 || c->x86_mask == 1))
1da177e4
LT
611 size = 256;
612 }
613 return size;
614}
6c62aa4a 615#endif
1da177e4 616
02dde8b4 617static const struct cpu_dev __cpuinitconst amd_cpu_dev = {
1da177e4 618 .c_vendor = "AMD",
fb87a298 619 .c_ident = { "AuthenticAMD" },
6c62aa4a 620#ifdef CONFIG_X86_32
1da177e4
LT
621 .c_models = {
622 { .vendor = X86_VENDOR_AMD, .family = 4, .model_names =
623 {
624 [3] = "486 DX/2",
625 [7] = "486 DX/2-WB",
fb87a298
PC
626 [8] = "486 DX/4",
627 [9] = "486 DX/4-WB",
1da177e4 628 [14] = "Am5x86-WT",
fb87a298 629 [15] = "Am5x86-WB"
1da177e4
LT
630 }
631 },
632 },
6c62aa4a
YL
633 .c_size_cache = amd_size_cache,
634#endif
03ae5768 635 .c_early_init = early_init_amd,
1da177e4 636 .c_init = init_amd,
10a434fc 637 .c_x86_vendor = X86_VENDOR_AMD,
1da177e4
LT
638};
639
10a434fc 640cpu_dev_register(amd_cpu_dev);
d78d671d
HR
641
642/*
643 * AMD errata checking
644 *
645 * Errata are defined as arrays of ints using the AMD_LEGACY_ERRATUM() or
646 * AMD_OSVW_ERRATUM() macros. The latter is intended for newer errata that
647 * have an OSVW id assigned, which it takes as first argument. Both take a
648 * variable number of family-specific model-stepping ranges created by
649 * AMD_MODEL_RANGE(). Each erratum also has to be declared as extern const
650 * int[] in arch/x86/include/asm/processor.h.
651 *
652 * Example:
653 *
654 * const int amd_erratum_319[] =
655 * AMD_LEGACY_ERRATUM(AMD_MODEL_RANGE(0x10, 0x2, 0x1, 0x4, 0x2),
656 * AMD_MODEL_RANGE(0x10, 0x8, 0x0, 0x8, 0x0),
657 * AMD_MODEL_RANGE(0x10, 0x9, 0x0, 0x9, 0x0));
658 */
659
9d8888c2
HR
660const int amd_erratum_400[] =
661 AMD_OSVW_ERRATUM(1, AMD_MODEL_RANGE(0xf, 0x41, 0x2, 0xff, 0xf),
662 AMD_MODEL_RANGE(0x10, 0x2, 0x1, 0xff, 0xf));
a5b91606 663EXPORT_SYMBOL_GPL(amd_erratum_400);
9d8888c2 664
1be85a6d
HR
665const int amd_erratum_383[] =
666 AMD_OSVW_ERRATUM(3, AMD_MODEL_RANGE(0x10, 0, 0, 0xff, 0xf));
a5b91606 667EXPORT_SYMBOL_GPL(amd_erratum_383);
9d8888c2 668
d78d671d
HR
669bool cpu_has_amd_erratum(const int *erratum)
670{
7b543a53 671 struct cpuinfo_x86 *cpu = __this_cpu_ptr(&cpu_info);
d78d671d
HR
672 int osvw_id = *erratum++;
673 u32 range;
674 u32 ms;
675
676 /*
677 * If called early enough that current_cpu_data hasn't been initialized
678 * yet, fall back to boot_cpu_data.
679 */
680 if (cpu->x86 == 0)
681 cpu = &boot_cpu_data;
682
683 if (cpu->x86_vendor != X86_VENDOR_AMD)
684 return false;
685
686 if (osvw_id >= 0 && osvw_id < 65536 &&
687 cpu_has(cpu, X86_FEATURE_OSVW)) {
688 u64 osvw_len;
689
690 rdmsrl(MSR_AMD64_OSVW_ID_LENGTH, osvw_len);
691 if (osvw_id < osvw_len) {
692 u64 osvw_bits;
693
694 rdmsrl(MSR_AMD64_OSVW_STATUS + (osvw_id >> 6),
695 osvw_bits);
696 return osvw_bits & (1ULL << (osvw_id & 0x3f));
697 }
698 }
699
700 /* OSVW unavailable or ID unknown, match family-model-stepping range */
07a7795c 701 ms = (cpu->x86_model << 4) | cpu->x86_mask;
d78d671d
HR
702 while ((range = *erratum++))
703 if ((cpu->x86 == AMD_MODEL_RANGE_FAMILY(range)) &&
704 (ms >= AMD_MODEL_RANGE_START(range)) &&
705 (ms <= AMD_MODEL_RANGE_END(range)))
706 return true;
707
708 return false;
709}
a5b91606
PA
710
711EXPORT_SYMBOL_GPL(cpu_has_amd_erratum);