[mirror_ubuntu-artful-kernel.git] / arch / x86 / kernel / cpu / amd.c

#include <linux/init.h>
#include <linux/bitops.h>
#include <linux/mm.h>

#include <asm/io.h>
#include <asm/processor.h>
#include <asm/apic.h>

#ifdef CONFIG_X86_64
# include <asm/numa_64.h>
# include <asm/mmconfig.h>
# include <asm/cacheflush.h>
#endif

#include <mach_apic.h>

#include "cpu.h"

/*
 *	B step AMD K6 before B 9730xxxx have hardware bugs that can cause
 *	misexecution of code under Linux. Owners of such processors should
 *	contact AMD for precise details and a CPU swap.
 *
 *	See	http://www.multimania.com/poulot/k6bug.html
 *		http://www.amd.com/K6/k6docs/revgd.html
 *
 *	The following test is erm.. interesting. AMD neglected to up
 *	the chip setting when fixing the bug but they also tweaked some
 *	performance at the same time..
 */

extern void vide(void);
__asm__(".align 4\nvide: ret");

static void __cpuinit init_amd_k5(struct cpuinfo_x86 *c)
{
/*
 * General Systems BIOSen alias the cpu frequency registers
 * of the Elan at 0x000df000. Unfortuantly, one of the Linux
 * drivers subsequently pokes it, and changes the CPU speed.
 * Workaround : Remove the unneeded alias.
 */
#define CBAR		(0xfffc) /* Configuration Base Address  (32-bit) */
#define CBAR_ENB	(0x80000000)
#define CBAR_KEY	(0X000000CB)
	if (c->x86_model == 9 || c->x86_model == 10) {
		if (inl (CBAR) & CBAR_ENB)
			outl (0 | CBAR_KEY, CBAR);
	}
}


static void __cpuinit init_amd_k6(struct cpuinfo_x86 *c)
{
	u32 l, h;
	int mbytes = num_physpages >> (20-PAGE_SHIFT);

	if (c->x86_model < 6) {
		/* Based on AMD doc 20734R - June 2000 */
		if (c->x86_model == 0) {
			clear_cpu_cap(c, X86_FEATURE_APIC);
			set_cpu_cap(c, X86_FEATURE_PGE);
		}
		return;
	}

	if (c->x86_model == 6 && c->x86_mask == 1) {
		const int K6_BUG_LOOP = 1000000;
		int n;
		void (*f_vide)(void);
		unsigned long d, d2;

		printk(KERN_INFO "AMD K6 stepping B detected - ");

		/*
		 * It looks like AMD fixed the 2.6.2 bug and improved indirect
		 * calls at the same time.
		 */

		n = K6_BUG_LOOP;
		f_vide = vide;
		rdtscl(d);
		while (n--)
			f_vide();
		rdtscl(d2);
		d = d2-d;

		if (d > 20*K6_BUG_LOOP)
			printk("system stability may be impaired when more than 32 MB are used.\n");
		else
			printk("probably OK (after B9730xxxx).\n");
		printk(KERN_INFO "Please see http://membres.lycos.fr/poulot/k6bug.html\n");
	}

	/* K6 with old style WHCR */
	if (c->x86_model < 8 ||
	   (c->x86_model == 8 && c->x86_mask < 8)) {
		/* We can only write allocate on the low 508Mb */
		if (mbytes > 508)
			mbytes = 508;

		rdmsr(MSR_K6_WHCR, l, h);
		if ((l&0x0000FFFF) == 0) {
			unsigned long flags;
			l = (1<<0)|((mbytes/4)<<1);
			local_irq_save(flags);
			wbinvd();
			wrmsr(MSR_K6_WHCR, l, h);
			local_irq_restore(flags);
			printk(KERN_INFO "Enabling old style K6 write allocation for %d Mb\n",
				mbytes);
		}
		return;
	}

	if ((c->x86_model == 8 && c->x86_mask > 7) ||
	     c->x86_model == 9 || c->x86_model == 13) {
		/* The more serious chips .. */

		if (mbytes > 4092)
			mbytes = 4092;

		rdmsr(MSR_K6_WHCR, l, h);
		if ((l&0xFFFF0000) == 0) {
			unsigned long flags;
			l = ((mbytes>>2)<<22)|(1<<16);
			local_irq_save(flags);
			wbinvd();
			wrmsr(MSR_K6_WHCR, l, h);
			local_irq_restore(flags);
			printk(KERN_INFO "Enabling new style K6 write allocation for %d Mb\n",
				mbytes);
		}

		return;
	}

	if (c->x86_model == 10) {
		/* AMD Geode LX is model 10 */
		/* placeholder for any needed mods */
		return;
	}
}

static void __cpuinit init_amd_k7(struct cpuinfo_x86 *c)
{
	u32 l, h;

	/*
	 * Bit 15 of Athlon specific MSR 15, needs to be 0
	 * to enable SSE on Palomino/Morgan/Barton CPU's.
	 * If the BIOS didn't enable it already, enable it here.
	 */
	if (c->x86_model >= 6 && c->x86_model <= 10) {
		if (!cpu_has(c, X86_FEATURE_XMM)) {
			printk(KERN_INFO "Enabling disabled K7/SSE Support.\n");
			rdmsr(MSR_K7_HWCR, l, h);
			l &= ~0x00008000;
			wrmsr(MSR_K7_HWCR, l, h);
			set_cpu_cap(c, X86_FEATURE_XMM);
		}
	}

	/*
	 * It's been determined by AMD that Athlons since model 8 stepping 1
	 * are more robust with CLK_CTL set to 200xxxxx instead of 600xxxxx
	 * As per AMD technical note 27212 0.2
	 */
	if ((c->x86_model == 8 && c->x86_mask >= 1) || (c->x86_model > 8)) {
		rdmsr(MSR_K7_CLK_CTL, l, h);
		if ((l & 0xfff00000) != 0x20000000) {
			printk ("CPU: CLK_CTL MSR was %x. Reprogramming to %x\n", l,
				((l & 0x000fffff)|0x20000000));
			wrmsr(MSR_K7_CLK_CTL, (l & 0x000fffff)|0x20000000, h);
		}
	}

	set_cpu_cap(c, X86_FEATURE_K7);
}

/*
 * On a AMD dual core setup the lower bits of the APIC id distingush the cores.
 * Assumes number of cores is a power of two.
 */
static void __cpuinit amd_detect_cmp(struct cpuinfo_x86 *c)
{
#ifdef CONFIG_X86_HT
	unsigned bits;

	bits = c->x86_coreid_bits;

	/* Low order bits define the core id (index of core in socket) */
	c->cpu_core_id = c->initial_apicid & ((1 << bits)-1);
	/* Convert the initial APIC ID into the socket ID */
	c->phys_proc_id = c->initial_apicid >> bits;
#endif
}

static void __cpuinit early_init_amd_mc(struct cpuinfo_x86 *c)
{
#ifdef CONFIG_X86_HT
	unsigned bits, ecx;

	/* Multi core CPU? */
	if (c->extended_cpuid_level < 0x80000008)
		return;

	ecx = cpuid_ecx(0x80000008);

	c->x86_max_cores = (ecx & 0xff) + 1;

	/* CPU telling us the core id bits shift? */
	bits = (ecx >> 12) & 0xF;

	/* Otherwise recompute */
	if (bits == 0) {
		while ((1 << bits) < c->x86_max_cores)
			bits++;
	}

	c->x86_coreid_bits = bits;
#endif
}

static void __cpuinit early_init_amd(struct cpuinfo_x86 *c)
{
	early_init_amd_mc(c);

	if (c->x86_power & (1<<8))
		set_cpu_cap(c, X86_FEATURE_CONSTANT_TSC);

	/*  Set MTRR capability flag if appropriate */
	if (c->x86_model == 13 || c->x86_model == 9 ||
	   (c->x86_model == 8 && c->x86_mask >= 8))
		set_cpu_cap(c, X86_FEATURE_K6_MTRR);
}

static void __cpuinit init_amd(struct cpuinfo_x86 *c)
{
#ifdef CONFIG_SMP
	unsigned long long value;

	/*
	 * Disable TLB flush filter by setting HWCR.FFDIS on K8
	 * bit 6 of msr C001_0015
	 *
	 * Errata 63 for SH-B3 steppings
	 * Errata 122 for all steppings (F+ have it disabled by default)
	 */
	if (c->x86 == 0xf) {
		rdmsrl(MSR_K7_HWCR, value);
		value |= 1 << 6;
		wrmsrl(MSR_K7_HWCR, value);
	}
#endif

	early_init_amd(c);

	/*
	 *	FIXME: We should handle the K5 here. Set up the write
	 *	range and also turn on MSR 83 bits 4 and 31 (write alloc,
	 *	no bus pipeline)
	 */

	/*
	 * Bit 31 in normal CPUID used for nonstandard 3DNow ID;
	 * 3DNow is IDd by bit 31 in extended CPUID (1*32+31) anyway
	 */
	clear_cpu_cap(c, 0*32+31);

	switch (c->x86) {
	case 4:
		init_amd_k5(c);
		break;
	case 5:
		init_amd_k6(c);
		break;
	case 6: /* An Athlon/Duron */
		init_amd_k7(c);
		break;
	}

	/* K6s reports MCEs but don't actually have all the MSRs */
	if (c->x86 < 6)
		clear_cpu_cap(c, X86_FEATURE_MCE);

	if (c->x86 >= 6)
		set_cpu_cap(c, X86_FEATURE_FXSAVE_LEAK);

	if (!c->x86_model_id[0]) {
		switch (c->x86) {
		case 0xf:
			/* Should distinguish Models here, but this is only
			   a fallback anyways. */
			strcpy(c->x86_model_id, "Hammer");
			break;
		}
	}

	display_cacheinfo(c);

	/* Multi core CPU? */
	if (c->extended_cpuid_level >= 0x80000008)
		amd_detect_cmp(c);

	detect_ht(c);

	if (c->extended_cpuid_level >= 0x80000006) {
		if ((c->x86 >= 0x0f) && (cpuid_edx(0x80000006) & 0xf000))
			num_cache_leaves = 4;
		else
			num_cache_leaves = 3;
	}

	if (c->x86 >= 0xf && c->x86 <= 0x11)
		set_cpu_cap(c, X86_FEATURE_K8);

	if (cpu_has_xmm2) {
		/* MFENCE stops RDTSC speculation */
		set_cpu_cap(c, X86_FEATURE_MFENCE_RDTSC);
	}
}

static unsigned int __cpuinit amd_size_cache(struct cpuinfo_x86 *c, unsigned int size)
{
	/* AMD errata T13 (order #21922) */
	if ((c->x86 == 6)) {
		if (c->x86_model == 3 && c->x86_mask == 0)	/* Duron Rev A0 */
			size = 64;
		if (c->x86_model == 4 &&
		    (c->x86_mask == 0 || c->x86_mask == 1))	/* Tbird rev A1/A2 */
			size = 256;
	}
	return size;
}

static struct cpu_dev amd_cpu_dev __cpuinitdata = {
	.c_vendor	= "AMD",
	.c_ident	= { "AuthenticAMD" },
	.c_models = {
		{ .vendor = X86_VENDOR_AMD, .family = 4, .model_names =
		  {
			  [3] = "486 DX/2",
			  [7] = "486 DX/2-WB",
			  [8] = "486 DX/4",
			  [9] = "486 DX/4-WB",
			  [14] = "Am5x86-WT",
			  [15] = "Am5x86-WB"
		  }
		},
	},
	.c_early_init   = early_init_amd,
	.c_init		= init_amd,
	.c_size_cache	= amd_size_cache,
	.c_x86_vendor	= X86_VENDOR_AMD,
};

cpu_dev_register(amd_cpu_dev);
Commit	Line	Data
1da177e4 LT	1	#include <linux/init.h>
	2	#include <linux/bitops.h>
	3	#include <linux/mm.h>
8d71a2ea	4
1da177e4 LT	5	#include <asm/io.h>
1da177e4 LT	6	#include <asm/processor.h>
d3f7eae1	7	#include <asm/apic.h>
1da177e4	8
8d71a2ea YL	9	#ifdef CONFIG_X86_64
	10	# include <asm/numa_64.h>
	11	# include <asm/mmconfig.h>
	12	# include <asm/cacheflush.h>
	13	#endif
	14
dd46e3ca	15	#include <mach_apic.h>
8d71a2ea	16
1da177e4 LT	17	#include "cpu.h"
	18
	19	/*
	20	* B step AMD K6 before B 9730xxxx have hardware bugs that can cause
	21	* misexecution of code under Linux. Owners of such processors should
	22	* contact AMD for precise details and a CPU swap.
	23	*
	24	* See http://www.multimania.com/poulot/k6bug.html
	25	* http://www.amd.com/K6/k6docs/revgd.html
	26	*
	27	* The following test is erm.. interesting. AMD neglected to up
	28	* the chip setting when fixing the bug but they also tweaked some
	29	* performance at the same time..
	30	*/
fb87a298	31
1da177e4 LT	32	extern void vide(void);
	33	__asm__(".align 4\nvide: ret");
	34
11fdd252 YL	35	static void __cpuinit init_amd_k5(struct cpuinfo_x86 *c)
	36	{
	37	/*
	38	* General Systems BIOSen alias the cpu frequency registers
	39	* of the Elan at 0x000df000. Unfortuantly, one of the Linux
	40	* drivers subsequently pokes it, and changes the CPU speed.
	41	* Workaround : Remove the unneeded alias.
	42	*/
	43	#define CBAR (0xfffc) /* Configuration Base Address (32-bit) */
	44	#define CBAR_ENB (0x80000000)
	45	#define CBAR_KEY (0X000000CB)
	46	if (c->x86_model == 9 \|\| c->x86_model == 10) {
	47	if (inl (CBAR) & CBAR_ENB)
	48	outl (0 \| CBAR_KEY, CBAR);
	49	}
	50	}
	51
	52
	53	static void __cpuinit init_amd_k6(struct cpuinfo_x86 *c)
	54	{
	55	u32 l, h;
	56	int mbytes = num_physpages >> (20-PAGE_SHIFT);
	57
	58	if (c->x86_model < 6) {
	59	/* Based on AMD doc 20734R - June 2000 */
	60	if (c->x86_model == 0) {
	61	clear_cpu_cap(c, X86_FEATURE_APIC);
	62	set_cpu_cap(c, X86_FEATURE_PGE);
	63	}
	64	return;
	65	}
	66
	67	if (c->x86_model == 6 && c->x86_mask == 1) {
	68	const int K6_BUG_LOOP = 1000000;
	69	int n;
	70	void (*f_vide)(void);
	71	unsigned long d, d2;
	72
	73	printk(KERN_INFO "AMD K6 stepping B detected - ");
	74
	75	/*
	76	* It looks like AMD fixed the 2.6.2 bug and improved indirect
	77	* calls at the same time.
	78	*/
	79
	80	n = K6_BUG_LOOP;
	81	f_vide = vide;
	82	rdtscl(d);
	83	while (n--)
	84	f_vide();
	85	rdtscl(d2);
	86	d = d2-d;
	87
	88	if (d > 20*K6_BUG_LOOP)
	89	printk("system stability may be impaired when more than 32 MB are used.\n");
	90	else
	91	printk("probably OK (after B9730xxxx).\n");
	92	printk(KERN_INFO "Please see http://membres.lycos.fr/poulot/k6bug.html\n");
	93	}
	94
	95	/* K6 with old style WHCR */
	96	if (c->x86_model < 8 \|\|
	97	(c->x86_model == 8 && c->x86_mask < 8)) {
	98	/* We can only write allocate on the low 508Mb */
99	if (mbytes > 508)
100	mbytes = 508;
101
102	rdmsr(MSR_K6_WHCR, l, h);
103	if ((l&0x0000FFFF) == 0) {
104	unsigned long flags;
105	l = (1<<0)\|((mbytes/4)<<1);
106	local_irq_save(flags);
107	wbinvd();
108	wrmsr(MSR_K6_WHCR, l, h);
109	local_irq_restore(flags);
110	printk(KERN_INFO "Enabling old style K6 write allocation for %d Mb\n",
111	mbytes);
112	}
113	return;
114	}
115
116	if ((c->x86_model == 8 && c->x86_mask > 7) \|\|
117	c->x86_model == 9 \|\| c->x86_model == 13) {
118	/* The more serious chips .. */
119
120	if (mbytes > 4092)
121	mbytes = 4092;
122
123	rdmsr(MSR_K6_WHCR, l, h);
124	if ((l&0xFFFF0000) == 0) {
125	unsigned long flags;
126	l = ((mbytes>>2)<<22)\|(1<<16);
127	local_irq_save(flags);
128	wbinvd();
129	wrmsr(MSR_K6_WHCR, l, h);
130	local_irq_restore(flags);
131	printk(KERN_INFO "Enabling new style K6 write allocation for %d Mb\n",
132	mbytes);
133	}
134
135	return;
136	}
137
138	if (c->x86_model == 10) {
139	/* AMD Geode LX is model 10 */
140	/* placeholder for any needed mods */
141	return;
142	}
143	}
144
145	static void __cpuinit init_amd_k7(struct cpuinfo_x86 *c)
146	{
147	u32 l, h;
148
149	/*
150	* Bit 15 of Athlon specific MSR 15, needs to be 0
151	* to enable SSE on Palomino/Morgan/Barton CPU's.
152	* If the BIOS didn't enable it already, enable it here.
153	*/
154	if (c->x86_model >= 6 && c->x86_model <= 10) {
155	if (!cpu_has(c, X86_FEATURE_XMM)) {
156	printk(KERN_INFO "Enabling disabled K7/SSE Support.\n");
157	rdmsr(MSR_K7_HWCR, l, h);
158	l &= ~0x00008000;
159	wrmsr(MSR_K7_HWCR, l, h);
160	set_cpu_cap(c, X86_FEATURE_XMM);
161	}
162	}
163
164	/*
165	* It's been determined by AMD that Athlons since model 8 stepping 1
166	* are more robust with CLK_CTL set to 200xxxxx instead of 600xxxxx
167	* As per AMD technical note 27212 0.2
168	*/
169	if ((c->x86_model == 8 && c->x86_mask >= 1) \|\| (c->x86_model > 8)) {
170	rdmsr(MSR_K7_CLK_CTL, l, h);
171	if ((l & 0xfff00000) != 0x20000000) {
172	printk ("CPU: CLK_CTL MSR was %x. Reprogramming to %x\n", l,
173	((l & 0x000fffff)\|0x20000000));
174	wrmsr(MSR_K7_CLK_CTL, (l & 0x000fffff)\|0x20000000, h);
175	}
176	}
177
178	set_cpu_cap(c, X86_FEATURE_K7);
179	}
180
181	/*
182	* On a AMD dual core setup the lower bits of the APIC id distingush the cores.
183	* Assumes number of cores is a power of two.
184	*/
185	static void __cpuinit amd_detect_cmp(struct cpuinfo_x86 *c)
186	{
187	#ifdef CONFIG_X86_HT
188	unsigned bits;
189
190	bits = c->x86_coreid_bits;
191
192	/* Low order bits define the core id (index of core in socket) */
193	c->cpu_core_id = c->initial_apicid & ((1 << bits)-1);
194	/* Convert the initial APIC ID into the socket ID */
195	c->phys_proc_id = c->initial_apicid >> bits;
196	#endif
197	}
198
199	static void __cpuinit early_init_amd_mc(struct cpuinfo_x86 *c)
200	{
201	#ifdef CONFIG_X86_HT
202	unsigned bits, ecx;
203
204	/* Multi core CPU? */
205	if (c->extended_cpuid_level < 0x80000008)
206	return;
207
208	ecx = cpuid_ecx(0x80000008);
209
210	c->x86_max_cores = (ecx & 0xff) + 1;
211
212	/* CPU telling us the core id bits shift? */
213	bits = (ecx >> 12) & 0xF;
214
215	/* Otherwise recompute */
216	if (bits == 0) {
217	while ((1 << bits) < c->x86_max_cores)
218	bits++;
219	}
220
221	c->x86_coreid_bits = bits;
222	#endif
223	}
224
03ae5768	225	static void __cpuinit early_init_amd(struct cpuinfo_x86 *c)
2b16a235	226	{
11fdd252 YL	227	early_init_amd_mc(c);
11fdd252 YL	228
e3224234 YL	229	if (c->x86_power & (1<<8))
e3224234 YL	230	set_cpu_cap(c, X86_FEATURE_CONSTANT_TSC);
5fef55fd YL	231
	232	/* Set MTRR capability flag if appropriate */
	233	if (c->x86_model == 13 \|\| c->x86_model == 9 \|\|
	234	(c->x86_model == 8 && c->x86_mask >= 8))
	235	set_cpu_cap(c, X86_FEATURE_K6_MTRR);
2b16a235 AK	236	}
2b16a235 AK	237
b4af3f7c	238	static void __cpuinit init_amd(struct cpuinfo_x86 *c)
1da177e4	239	{
7d318d77	240	#ifdef CONFIG_SMP
3c92c2ba	241	unsigned long long value;
7d318d77	242
fb87a298 PC	243	/*
fb87a298 PC	244	* Disable TLB flush filter by setting HWCR.FFDIS on K8
7d318d77 AK	245	* bit 6 of msr C001_0015
	246	*
	247	* Errata 63 for SH-B3 steppings
	248	* Errata 122 for all steppings (F+ have it disabled by default)
	249	*/
11fdd252	250	if (c->x86 == 0xf) {
7d318d77 AK	251	rdmsrl(MSR_K7_HWCR, value);
	252	value \|= 1 << 6;
	253	wrmsrl(MSR_K7_HWCR, value);
	254	}
	255	#endif
	256
2b16a235 AK	257	early_init_amd(c);
2b16a235 AK	258
1da177e4 LT	259	/*
	260	* FIXME: We should handle the K5 here. Set up the write
	261	* range and also turn on MSR 83 bits 4 and 31 (write alloc,
	262	* no bus pipeline)
	263	*/
	264
fb87a298 PC	265	/*
fb87a298 PC	266	* Bit 31 in normal CPUID used for nonstandard 3DNow ID;
16282a8e	267	* 3DNow is IDd by bit 31 in extended CPUID (1*32+31) anyway
fb87a298	268	*/
16282a8e	269	clear_cpu_cap(c, 0*32+31);
fb87a298	270
fb87a298 PC	271	switch (c->x86) {
fb87a298 PC	272	case 4:
11fdd252 YL	273	init_amd_k5(c);
11fdd252 YL	274	break;
fb87a298	275	case 5:
11fdd252	276	init_amd_k6(c);
1da177e4	277	break;
11fdd252 YL	278	case 6: /* An Athlon/Duron */
11fdd252 YL	279	init_amd_k7(c);
1da177e4 LT	280	break;
1da177e4 LT	281	}
11fdd252 YL	282
	283	/* K6s reports MCEs but don't actually have all the MSRs */
	284	if (c->x86 < 6)
	285	clear_cpu_cap(c, X86_FEATURE_MCE);
	286
18bd057b	287	if (c->x86 >= 6)
16282a8e	288	set_cpu_cap(c, X86_FEATURE_FXSAVE_LEAK);
1da177e4	289
11fdd252 YL	290	if (!c->x86_model_id[0]) {
	291	switch (c->x86) {
	292	case 0xf:
	293	/* Should distinguish Models here, but this is only
	294	a fallback anyways. */
	295	strcpy(c->x86_model_id, "Hammer");
	296	break;
	297	}
	298	}
3dd9d514	299
11fdd252	300	display_cacheinfo(c);
3dd9d514	301
11fdd252 YL	302	/* Multi core CPU? */
	303	if (c->extended_cpuid_level >= 0x80000008)
	304	amd_detect_cmp(c);
faee9a5d	305
11fdd252	306	detect_ht(c);
39b3a791	307
11fdd252 YL	308	if (c->extended_cpuid_level >= 0x80000006) {
11fdd252 YL	309	if ((c->x86 >= 0x0f) && (cpuid_edx(0x80000006) & 0xf000))
67cddd94 AK	310	num_cache_leaves = 4;
	311	else
	312	num_cache_leaves = 3;
	313	}
3556ddfa	314
11fdd252 YL	315	if (c->x86 >= 0xf && c->x86 <= 0x11)
11fdd252 YL	316	set_cpu_cap(c, X86_FEATURE_K8);
de421863	317
11fdd252 YL	318	if (cpu_has_xmm2) {
11fdd252 YL	319	/* MFENCE stops RDTSC speculation */
16282a8e	320	set_cpu_cap(c, X86_FEATURE_MFENCE_RDTSC);
11fdd252	321	}
1da177e4 LT	322	}
1da177e4 LT	323
fb87a298	324	static unsigned int __cpuinit amd_size_cache(struct cpuinfo_x86 *c, unsigned int size)
1da177e4 LT	325	{
	326	/* AMD errata T13 (order #21922) */
	327	if ((c->x86 == 6)) {
	328	if (c->x86_model == 3 && c->x86_mask == 0) /* Duron Rev A0 */
	329	size = 64;
	330	if (c->x86_model == 4 &&
fb87a298	331	(c->x86_mask == 0 \|\| c->x86_mask == 1)) /* Tbird rev A1/A2 */
1da177e4 LT	332	size = 256;
	333	}
	334	return size;
	335	}
	336
95414930	337	static struct cpu_dev amd_cpu_dev __cpuinitdata = {
1da177e4	338	.c_vendor = "AMD",
fb87a298	339	.c_ident = { "AuthenticAMD" },
1da177e4 LT	340	.c_models = {
	341	{ .vendor = X86_VENDOR_AMD, .family = 4, .model_names =
	342	{
	343	[3] = "486 DX/2",
	344	[7] = "486 DX/2-WB",
fb87a298 PC	345	[8] = "486 DX/4",
fb87a298 PC	346	[9] = "486 DX/4-WB",
1da177e4	347	[14] = "Am5x86-WT",
fb87a298	348	[15] = "Am5x86-WB"
1da177e4 LT	349	}
	350	},
	351	},
03ae5768	352	.c_early_init = early_init_amd,
1da177e4	353	.c_init = init_amd,
1da177e4	354	.c_size_cache = amd_size_cache,
10a434fc	355	.c_x86_vendor = X86_VENDOR_AMD,
1da177e4 LT	356	};
1da177e4 LT	357
10a434fc	358	cpu_dev_register(amd_cpu_dev);