]>
Commit | Line | Data |
---|---|---|
f0fc4aff | 1 | #include <linux/bootmem.h> |
9766cdbc | 2 | #include <linux/linkage.h> |
f0fc4aff | 3 | #include <linux/bitops.h> |
9766cdbc | 4 | #include <linux/kernel.h> |
186f4360 | 5 | #include <linux/export.h> |
9766cdbc JSR |
6 | #include <linux/percpu.h> |
7 | #include <linux/string.h> | |
ee098e1a | 8 | #include <linux/ctype.h> |
1da177e4 | 9 | #include <linux/delay.h> |
68e21be2 | 10 | #include <linux/sched/mm.h> |
e6017571 | 11 | #include <linux/sched/clock.h> |
9164bb4a | 12 | #include <linux/sched/task.h> |
9766cdbc | 13 | #include <linux/init.h> |
0f46efeb | 14 | #include <linux/kprobes.h> |
9766cdbc | 15 | #include <linux/kgdb.h> |
1da177e4 | 16 | #include <linux/smp.h> |
9766cdbc | 17 | #include <linux/io.h> |
b51ef52d | 18 | #include <linux/syscore_ops.h> |
9766cdbc JSR |
19 | |
20 | #include <asm/stackprotector.h> | |
cdd6c482 | 21 | #include <asm/perf_event.h> |
1da177e4 | 22 | #include <asm/mmu_context.h> |
49d859d7 | 23 | #include <asm/archrandom.h> |
9766cdbc JSR |
24 | #include <asm/hypervisor.h> |
25 | #include <asm/processor.h> | |
1e02ce4c | 26 | #include <asm/tlbflush.h> |
f649e938 | 27 | #include <asm/debugreg.h> |
9766cdbc | 28 | #include <asm/sections.h> |
f40c3300 | 29 | #include <asm/vsyscall.h> |
8bdbd962 AC |
30 | #include <linux/topology.h> |
31 | #include <linux/cpumask.h> | |
9766cdbc | 32 | #include <asm/pgtable.h> |
60063497 | 33 | #include <linux/atomic.h> |
9766cdbc JSR |
34 | #include <asm/proto.h> |
35 | #include <asm/setup.h> | |
36 | #include <asm/apic.h> | |
37 | #include <asm/desc.h> | |
78f7f1e5 | 38 | #include <asm/fpu/internal.h> |
27b07da7 | 39 | #include <asm/mtrr.h> |
0274f955 | 40 | #include <asm/hwcap2.h> |
8bdbd962 | 41 | #include <linux/numa.h> |
9766cdbc | 42 | #include <asm/asm.h> |
0f6ff2bc | 43 | #include <asm/bugs.h> |
9766cdbc | 44 | #include <asm/cpu.h> |
a03a3e28 | 45 | #include <asm/mce.h> |
9766cdbc | 46 | #include <asm/msr.h> |
8d4a4300 | 47 | #include <asm/pat.h> |
d288e1cf FY |
48 | #include <asm/microcode.h> |
49 | #include <asm/microcode_intel.h> | |
fec9434a DW |
50 | #include <asm/intel-family.h> |
51 | #include <asm/cpu_device_id.h> | |
e641f5f5 IM |
52 | |
53 | #ifdef CONFIG_X86_LOCAL_APIC | |
bdbcdd48 | 54 | #include <asm/uv/uv.h> |
1da177e4 LT |
55 | #endif |
56 | ||
57 | #include "cpu.h" | |
58 | ||
0274f955 GA |
59 | u32 elf_hwcap2 __read_mostly; |
60 | ||
c2d1cec1 | 61 | /* all of these masks are initialized in setup_cpu_local_masks() */ |
c2d1cec1 | 62 | cpumask_var_t cpu_initialized_mask; |
9766cdbc JSR |
63 | cpumask_var_t cpu_callout_mask; |
64 | cpumask_var_t cpu_callin_mask; | |
c2d1cec1 MT |
65 | |
66 | /* representing cpus for which sibling maps can be computed */ | |
67 | cpumask_var_t cpu_sibling_setup_mask; | |
68 | ||
2f2f52ba | 69 | /* correctly size the local cpu masks */ |
4369f1fb | 70 | void __init setup_cpu_local_masks(void) |
2f2f52ba BG |
71 | { |
72 | alloc_bootmem_cpumask_var(&cpu_initialized_mask); | |
73 | alloc_bootmem_cpumask_var(&cpu_callin_mask); | |
74 | alloc_bootmem_cpumask_var(&cpu_callout_mask); | |
75 | alloc_bootmem_cpumask_var(&cpu_sibling_setup_mask); | |
76 | } | |
77 | ||
148f9bb8 | 78 | static void default_init(struct cpuinfo_x86 *c) |
e8055139 OZ |
79 | { |
80 | #ifdef CONFIG_X86_64 | |
27c13ece | 81 | cpu_detect_cache_sizes(c); |
e8055139 OZ |
82 | #else |
83 | /* Not much we can do here... */ | |
84 | /* Check if at least it has cpuid */ | |
85 | if (c->cpuid_level == -1) { | |
86 | /* No cpuid. It must be an ancient CPU */ | |
87 | if (c->x86 == 4) | |
88 | strcpy(c->x86_model_id, "486"); | |
89 | else if (c->x86 == 3) | |
90 | strcpy(c->x86_model_id, "386"); | |
91 | } | |
92 | #endif | |
93 | } | |
94 | ||
148f9bb8 | 95 | static const struct cpu_dev default_cpu = { |
e8055139 OZ |
96 | .c_init = default_init, |
97 | .c_vendor = "Unknown", | |
98 | .c_x86_vendor = X86_VENDOR_UNKNOWN, | |
99 | }; | |
100 | ||
148f9bb8 | 101 | static const struct cpu_dev *this_cpu = &default_cpu; |
0a488a53 | 102 | |
06deef89 | 103 | DEFINE_PER_CPU_PAGE_ALIGNED(struct gdt_page, gdt_page) = { .gdt = { |
950ad7ff | 104 | #ifdef CONFIG_X86_64 |
06deef89 BG |
105 | /* |
106 | * We need valid kernel segments for data and code in long mode too | |
107 | * IRET will check the segment types kkeil 2000/10/28 | |
108 | * Also sysret mandates a special GDT layout | |
109 | * | |
9766cdbc | 110 | * TLS descriptors are currently at a different place compared to i386. |
06deef89 BG |
111 | * Hopefully nobody expects them at a fixed place (Wine?) |
112 | */ | |
1e5de182 AM |
113 | [GDT_ENTRY_KERNEL32_CS] = GDT_ENTRY_INIT(0xc09b, 0, 0xfffff), |
114 | [GDT_ENTRY_KERNEL_CS] = GDT_ENTRY_INIT(0xa09b, 0, 0xfffff), | |
115 | [GDT_ENTRY_KERNEL_DS] = GDT_ENTRY_INIT(0xc093, 0, 0xfffff), | |
116 | [GDT_ENTRY_DEFAULT_USER32_CS] = GDT_ENTRY_INIT(0xc0fb, 0, 0xfffff), | |
117 | [GDT_ENTRY_DEFAULT_USER_DS] = GDT_ENTRY_INIT(0xc0f3, 0, 0xfffff), | |
118 | [GDT_ENTRY_DEFAULT_USER_CS] = GDT_ENTRY_INIT(0xa0fb, 0, 0xfffff), | |
950ad7ff | 119 | #else |
1e5de182 AM |
120 | [GDT_ENTRY_KERNEL_CS] = GDT_ENTRY_INIT(0xc09a, 0, 0xfffff), |
121 | [GDT_ENTRY_KERNEL_DS] = GDT_ENTRY_INIT(0xc092, 0, 0xfffff), | |
122 | [GDT_ENTRY_DEFAULT_USER_CS] = GDT_ENTRY_INIT(0xc0fa, 0, 0xfffff), | |
123 | [GDT_ENTRY_DEFAULT_USER_DS] = GDT_ENTRY_INIT(0xc0f2, 0, 0xfffff), | |
bf504672 RR |
124 | /* |
125 | * Segments used for calling PnP BIOS have byte granularity. | |
126 | * They code segments and data segments have fixed 64k limits, | |
127 | * the transfer segment sizes are set at run time. | |
128 | */ | |
6842ef0e | 129 | /* 32-bit code */ |
1e5de182 | 130 | [GDT_ENTRY_PNPBIOS_CS32] = GDT_ENTRY_INIT(0x409a, 0, 0xffff), |
6842ef0e | 131 | /* 16-bit code */ |
1e5de182 | 132 | [GDT_ENTRY_PNPBIOS_CS16] = GDT_ENTRY_INIT(0x009a, 0, 0xffff), |
6842ef0e | 133 | /* 16-bit data */ |
1e5de182 | 134 | [GDT_ENTRY_PNPBIOS_DS] = GDT_ENTRY_INIT(0x0092, 0, 0xffff), |
6842ef0e | 135 | /* 16-bit data */ |
1e5de182 | 136 | [GDT_ENTRY_PNPBIOS_TS1] = GDT_ENTRY_INIT(0x0092, 0, 0), |
6842ef0e | 137 | /* 16-bit data */ |
1e5de182 | 138 | [GDT_ENTRY_PNPBIOS_TS2] = GDT_ENTRY_INIT(0x0092, 0, 0), |
bf504672 RR |
139 | /* |
140 | * The APM segments have byte granularity and their bases | |
141 | * are set at run time. All have 64k limits. | |
142 | */ | |
6842ef0e | 143 | /* 32-bit code */ |
1e5de182 | 144 | [GDT_ENTRY_APMBIOS_BASE] = GDT_ENTRY_INIT(0x409a, 0, 0xffff), |
bf504672 | 145 | /* 16-bit code */ |
1e5de182 | 146 | [GDT_ENTRY_APMBIOS_BASE+1] = GDT_ENTRY_INIT(0x009a, 0, 0xffff), |
6842ef0e | 147 | /* data */ |
72c4d853 | 148 | [GDT_ENTRY_APMBIOS_BASE+2] = GDT_ENTRY_INIT(0x4092, 0, 0xffff), |
bf504672 | 149 | |
1e5de182 AM |
150 | [GDT_ENTRY_ESPFIX_SS] = GDT_ENTRY_INIT(0xc092, 0, 0xfffff), |
151 | [GDT_ENTRY_PERCPU] = GDT_ENTRY_INIT(0xc092, 0, 0xfffff), | |
60a5317f | 152 | GDT_STACK_CANARY_INIT |
950ad7ff | 153 | #endif |
06deef89 | 154 | } }; |
7a61d35d | 155 | EXPORT_PER_CPU_SYMBOL_GPL(gdt_page); |
ae1ee11b | 156 | |
8c3641e9 | 157 | static int __init x86_mpx_setup(char *s) |
0c752a93 | 158 | { |
8c3641e9 | 159 | /* require an exact match without trailing characters */ |
2cd3949f DH |
160 | if (strlen(s)) |
161 | return 0; | |
0c752a93 | 162 | |
8c3641e9 DH |
163 | /* do not emit a message if the feature is not present */ |
164 | if (!boot_cpu_has(X86_FEATURE_MPX)) | |
165 | return 1; | |
6bad06b7 | 166 | |
8c3641e9 DH |
167 | setup_clear_cpu_cap(X86_FEATURE_MPX); |
168 | pr_info("nompx: Intel Memory Protection Extensions (MPX) disabled\n"); | |
b6f42a4a FY |
169 | return 1; |
170 | } | |
8c3641e9 | 171 | __setup("nompx", x86_mpx_setup); |
b6f42a4a | 172 | |
0790c9aa | 173 | #ifdef CONFIG_X86_64 |
c7ad5ad2 | 174 | static int __init x86_nopcid_setup(char *s) |
0790c9aa | 175 | { |
c7ad5ad2 AL |
176 | /* nopcid doesn't accept parameters */ |
177 | if (s) | |
178 | return -EINVAL; | |
0790c9aa AL |
179 | |
180 | /* do not emit a message if the feature is not present */ | |
181 | if (!boot_cpu_has(X86_FEATURE_PCID)) | |
c7ad5ad2 | 182 | return 0; |
0790c9aa AL |
183 | |
184 | setup_clear_cpu_cap(X86_FEATURE_PCID); | |
185 | pr_info("nopcid: PCID feature disabled\n"); | |
c7ad5ad2 | 186 | return 0; |
0790c9aa | 187 | } |
c7ad5ad2 | 188 | early_param("nopcid", x86_nopcid_setup); |
0790c9aa AL |
189 | #endif |
190 | ||
d12a72b8 AL |
191 | static int __init x86_noinvpcid_setup(char *s) |
192 | { | |
193 | /* noinvpcid doesn't accept parameters */ | |
194 | if (s) | |
195 | return -EINVAL; | |
196 | ||
197 | /* do not emit a message if the feature is not present */ | |
198 | if (!boot_cpu_has(X86_FEATURE_INVPCID)) | |
199 | return 0; | |
200 | ||
201 | setup_clear_cpu_cap(X86_FEATURE_INVPCID); | |
202 | pr_info("noinvpcid: INVPCID feature disabled\n"); | |
203 | return 0; | |
204 | } | |
205 | early_param("noinvpcid", x86_noinvpcid_setup); | |
206 | ||
ba51dced | 207 | #ifdef CONFIG_X86_32 |
148f9bb8 PG |
208 | static int cachesize_override = -1; |
209 | static int disable_x86_serial_nr = 1; | |
1da177e4 | 210 | |
0a488a53 YL |
211 | static int __init cachesize_setup(char *str) |
212 | { | |
213 | get_option(&str, &cachesize_override); | |
214 | return 1; | |
215 | } | |
216 | __setup("cachesize=", cachesize_setup); | |
217 | ||
0a488a53 YL |
218 | static int __init x86_sep_setup(char *s) |
219 | { | |
220 | setup_clear_cpu_cap(X86_FEATURE_SEP); | |
221 | return 1; | |
222 | } | |
223 | __setup("nosep", x86_sep_setup); | |
224 | ||
225 | /* Standard macro to see if a specific flag is changeable */ | |
226 | static inline int flag_is_changeable_p(u32 flag) | |
227 | { | |
228 | u32 f1, f2; | |
229 | ||
94f6bac1 KH |
230 | /* |
231 | * Cyrix and IDT cpus allow disabling of CPUID | |
232 | * so the code below may return different results | |
233 | * when it is executed before and after enabling | |
234 | * the CPUID. Add "volatile" to not allow gcc to | |
235 | * optimize the subsequent calls to this function. | |
236 | */ | |
0f3fa48a IM |
237 | asm volatile ("pushfl \n\t" |
238 | "pushfl \n\t" | |
239 | "popl %0 \n\t" | |
240 | "movl %0, %1 \n\t" | |
241 | "xorl %2, %0 \n\t" | |
242 | "pushl %0 \n\t" | |
243 | "popfl \n\t" | |
244 | "pushfl \n\t" | |
245 | "popl %0 \n\t" | |
246 | "popfl \n\t" | |
247 | ||
94f6bac1 KH |
248 | : "=&r" (f1), "=&r" (f2) |
249 | : "ir" (flag)); | |
0a488a53 YL |
250 | |
251 | return ((f1^f2) & flag) != 0; | |
252 | } | |
253 | ||
254 | /* Probe for the CPUID instruction */ | |
148f9bb8 | 255 | int have_cpuid_p(void) |
0a488a53 YL |
256 | { |
257 | return flag_is_changeable_p(X86_EFLAGS_ID); | |
258 | } | |
259 | ||
148f9bb8 | 260 | static void squash_the_stupid_serial_number(struct cpuinfo_x86 *c) |
0a488a53 | 261 | { |
0f3fa48a IM |
262 | unsigned long lo, hi; |
263 | ||
264 | if (!cpu_has(c, X86_FEATURE_PN) || !disable_x86_serial_nr) | |
265 | return; | |
266 | ||
267 | /* Disable processor serial number: */ | |
268 | ||
269 | rdmsr(MSR_IA32_BBL_CR_CTL, lo, hi); | |
270 | lo |= 0x200000; | |
271 | wrmsr(MSR_IA32_BBL_CR_CTL, lo, hi); | |
272 | ||
1b74dde7 | 273 | pr_notice("CPU serial number disabled.\n"); |
0f3fa48a IM |
274 | clear_cpu_cap(c, X86_FEATURE_PN); |
275 | ||
276 | /* Disabling the serial number may affect the cpuid level */ | |
277 | c->cpuid_level = cpuid_eax(0); | |
0a488a53 YL |
278 | } |
279 | ||
280 | static int __init x86_serial_nr_setup(char *s) | |
281 | { | |
282 | disable_x86_serial_nr = 0; | |
283 | return 1; | |
284 | } | |
285 | __setup("serialnumber", x86_serial_nr_setup); | |
ba51dced | 286 | #else |
102bbe3a YL |
287 | static inline int flag_is_changeable_p(u32 flag) |
288 | { | |
289 | return 1; | |
290 | } | |
102bbe3a YL |
291 | static inline void squash_the_stupid_serial_number(struct cpuinfo_x86 *c) |
292 | { | |
293 | } | |
ba51dced | 294 | #endif |
0a488a53 | 295 | |
de5397ad FY |
296 | static __init int setup_disable_smep(char *arg) |
297 | { | |
b2cc2a07 | 298 | setup_clear_cpu_cap(X86_FEATURE_SMEP); |
0f6ff2bc DH |
299 | /* Check for things that depend on SMEP being enabled: */ |
300 | check_mpx_erratum(&boot_cpu_data); | |
de5397ad FY |
301 | return 1; |
302 | } | |
303 | __setup("nosmep", setup_disable_smep); | |
304 | ||
b2cc2a07 | 305 | static __always_inline void setup_smep(struct cpuinfo_x86 *c) |
de5397ad | 306 | { |
b2cc2a07 | 307 | if (cpu_has(c, X86_FEATURE_SMEP)) |
375074cc | 308 | cr4_set_bits(X86_CR4_SMEP); |
de5397ad FY |
309 | } |
310 | ||
52b6179a PA |
311 | static __init int setup_disable_smap(char *arg) |
312 | { | |
b2cc2a07 | 313 | setup_clear_cpu_cap(X86_FEATURE_SMAP); |
52b6179a PA |
314 | return 1; |
315 | } | |
316 | __setup("nosmap", setup_disable_smap); | |
317 | ||
b2cc2a07 PA |
318 | static __always_inline void setup_smap(struct cpuinfo_x86 *c) |
319 | { | |
581b7f15 | 320 | unsigned long eflags = native_save_fl(); |
b2cc2a07 PA |
321 | |
322 | /* This should have been cleared long ago */ | |
b2cc2a07 PA |
323 | BUG_ON(eflags & X86_EFLAGS_AC); |
324 | ||
03bbd596 PA |
325 | if (cpu_has(c, X86_FEATURE_SMAP)) { |
326 | #ifdef CONFIG_X86_SMAP | |
375074cc | 327 | cr4_set_bits(X86_CR4_SMAP); |
03bbd596 | 328 | #else |
375074cc | 329 | cr4_clear_bits(X86_CR4_SMAP); |
03bbd596 PA |
330 | #endif |
331 | } | |
de5397ad FY |
332 | } |
333 | ||
aa35f896 RN |
334 | static __always_inline void setup_umip(struct cpuinfo_x86 *c) |
335 | { | |
336 | /* Check the boot processor, plus build option for UMIP. */ | |
337 | if (!cpu_feature_enabled(X86_FEATURE_UMIP)) | |
338 | goto out; | |
339 | ||
340 | /* Check the current processor's cpuid bits. */ | |
341 | if (!cpu_has(c, X86_FEATURE_UMIP)) | |
342 | goto out; | |
343 | ||
344 | cr4_set_bits(X86_CR4_UMIP); | |
345 | ||
770c7755 RN |
346 | pr_info("x86/cpu: Activated the Intel User Mode Instruction Prevention (UMIP) CPU feature\n"); |
347 | ||
aa35f896 RN |
348 | return; |
349 | ||
350 | out: | |
351 | /* | |
352 | * Make sure UMIP is disabled in case it was enabled in a | |
353 | * previous boot (e.g., via kexec). | |
354 | */ | |
355 | cr4_clear_bits(X86_CR4_UMIP); | |
356 | } | |
357 | ||
06976945 DH |
358 | /* |
359 | * Protection Keys are not available in 32-bit mode. | |
360 | */ | |
361 | static bool pku_disabled; | |
362 | ||
363 | static __always_inline void setup_pku(struct cpuinfo_x86 *c) | |
364 | { | |
e8df1a95 DH |
365 | /* check the boot processor, plus compile options for PKU: */ |
366 | if (!cpu_feature_enabled(X86_FEATURE_PKU)) | |
367 | return; | |
368 | /* checks the actual processor's cpuid bits: */ | |
06976945 DH |
369 | if (!cpu_has(c, X86_FEATURE_PKU)) |
370 | return; | |
371 | if (pku_disabled) | |
372 | return; | |
373 | ||
374 | cr4_set_bits(X86_CR4_PKE); | |
375 | /* | |
376 | * Seting X86_CR4_PKE will cause the X86_FEATURE_OSPKE | |
377 | * cpuid bit to be set. We need to ensure that we | |
378 | * update that bit in this CPU's "cpu_info". | |
379 | */ | |
380 | get_cpu_cap(c); | |
381 | } | |
382 | ||
383 | #ifdef CONFIG_X86_INTEL_MEMORY_PROTECTION_KEYS | |
384 | static __init int setup_disable_pku(char *arg) | |
385 | { | |
386 | /* | |
387 | * Do not clear the X86_FEATURE_PKU bit. All of the | |
388 | * runtime checks are against OSPKE so clearing the | |
389 | * bit does nothing. | |
390 | * | |
391 | * This way, we will see "pku" in cpuinfo, but not | |
392 | * "ospke", which is exactly what we want. It shows | |
393 | * that the CPU has PKU, but the OS has not enabled it. | |
394 | * This happens to be exactly how a system would look | |
395 | * if we disabled the config option. | |
396 | */ | |
397 | pr_info("x86: 'nopku' specified, disabling Memory Protection Keys\n"); | |
398 | pku_disabled = true; | |
399 | return 1; | |
400 | } | |
401 | __setup("nopku", setup_disable_pku); | |
402 | #endif /* CONFIG_X86_64 */ | |
403 | ||
b38b0665 PA |
404 | /* |
405 | * Some CPU features depend on higher CPUID levels, which may not always | |
406 | * be available due to CPUID level capping or broken virtualization | |
407 | * software. Add those features to this table to auto-disable them. | |
408 | */ | |
409 | struct cpuid_dependent_feature { | |
410 | u32 feature; | |
411 | u32 level; | |
412 | }; | |
0f3fa48a | 413 | |
148f9bb8 | 414 | static const struct cpuid_dependent_feature |
b38b0665 PA |
415 | cpuid_dependent_features[] = { |
416 | { X86_FEATURE_MWAIT, 0x00000005 }, | |
417 | { X86_FEATURE_DCA, 0x00000009 }, | |
418 | { X86_FEATURE_XSAVE, 0x0000000d }, | |
419 | { 0, 0 } | |
420 | }; | |
421 | ||
148f9bb8 | 422 | static void filter_cpuid_features(struct cpuinfo_x86 *c, bool warn) |
b38b0665 PA |
423 | { |
424 | const struct cpuid_dependent_feature *df; | |
9766cdbc | 425 | |
b38b0665 | 426 | for (df = cpuid_dependent_features; df->feature; df++) { |
0f3fa48a IM |
427 | |
428 | if (!cpu_has(c, df->feature)) | |
429 | continue; | |
b38b0665 PA |
430 | /* |
431 | * Note: cpuid_level is set to -1 if unavailable, but | |
432 | * extended_extended_level is set to 0 if unavailable | |
433 | * and the legitimate extended levels are all negative | |
434 | * when signed; hence the weird messing around with | |
435 | * signs here... | |
436 | */ | |
0f3fa48a | 437 | if (!((s32)df->level < 0 ? |
f6db44df | 438 | (u32)df->level > (u32)c->extended_cpuid_level : |
0f3fa48a IM |
439 | (s32)df->level > (s32)c->cpuid_level)) |
440 | continue; | |
441 | ||
442 | clear_cpu_cap(c, df->feature); | |
443 | if (!warn) | |
444 | continue; | |
445 | ||
1b74dde7 CY |
446 | pr_warn("CPU: CPU feature " X86_CAP_FMT " disabled, no CPUID level 0x%x\n", |
447 | x86_cap_flag(df->feature), df->level); | |
b38b0665 | 448 | } |
f6db44df | 449 | } |
b38b0665 | 450 | |
102bbe3a YL |
451 | /* |
452 | * Naming convention should be: <Name> [(<Codename>)] | |
453 | * This table only is used unless init_<vendor>() below doesn't set it; | |
0f3fa48a IM |
454 | * in particular, if CPUID levels 0x80000002..4 are supported, this |
455 | * isn't used | |
102bbe3a YL |
456 | */ |
457 | ||
458 | /* Look up CPU names by table lookup. */ | |
148f9bb8 | 459 | static const char *table_lookup_model(struct cpuinfo_x86 *c) |
102bbe3a | 460 | { |
09dc68d9 JB |
461 | #ifdef CONFIG_X86_32 |
462 | const struct legacy_cpu_model_info *info; | |
102bbe3a YL |
463 | |
464 | if (c->x86_model >= 16) | |
465 | return NULL; /* Range check */ | |
466 | ||
467 | if (!this_cpu) | |
468 | return NULL; | |
469 | ||
09dc68d9 | 470 | info = this_cpu->legacy_models; |
102bbe3a | 471 | |
09dc68d9 | 472 | while (info->family) { |
102bbe3a YL |
473 | if (info->family == c->x86) |
474 | return info->model_names[c->x86_model]; | |
475 | info++; | |
476 | } | |
09dc68d9 | 477 | #endif |
102bbe3a YL |
478 | return NULL; /* Not found */ |
479 | } | |
480 | ||
6cbd2171 TG |
481 | __u32 cpu_caps_cleared[NCAPINTS + NBUGINTS]; |
482 | __u32 cpu_caps_set[NCAPINTS + NBUGINTS]; | |
7d851c8d | 483 | |
11e3a840 JF |
484 | void load_percpu_segment(int cpu) |
485 | { | |
486 | #ifdef CONFIG_X86_32 | |
487 | loadsegment(fs, __KERNEL_PERCPU); | |
488 | #else | |
45e876f7 | 489 | __loadsegment_simple(gs, 0); |
35060ed6 | 490 | wrmsrl(MSR_GS_BASE, cpu_kernelmode_gs_base(cpu)); |
11e3a840 | 491 | #endif |
60a5317f | 492 | load_stack_canary_segment(); |
11e3a840 JF |
493 | } |
494 | ||
72f5e08d AL |
495 | #ifdef CONFIG_X86_32 |
496 | /* The 32-bit entry code needs to find cpu_entry_area. */ | |
497 | DEFINE_PER_CPU(struct cpu_entry_area *, cpu_entry_area); | |
498 | #endif | |
499 | ||
40e7f949 AL |
500 | #ifdef CONFIG_X86_64 |
501 | /* | |
502 | * Special IST stacks which the CPU switches to when it calls | |
503 | * an IST-marked descriptor entry. Up to 7 stacks (hardware | |
504 | * limit), all of them are 4K, except the debug stack which | |
505 | * is 8K. | |
506 | */ | |
507 | static const unsigned int exception_stack_sizes[N_EXCEPTION_STACKS] = { | |
508 | [0 ... N_EXCEPTION_STACKS - 1] = EXCEPTION_STKSZ, | |
509 | [DEBUG_STACK - 1] = DEBUG_STKSZ | |
510 | }; | |
45fc8757 | 511 | #endif |
69218e47 | 512 | |
45fc8757 TG |
513 | /* Load the original GDT from the per-cpu structure */ |
514 | void load_direct_gdt(int cpu) | |
515 | { | |
516 | struct desc_ptr gdt_descr; | |
517 | ||
518 | gdt_descr.address = (long)get_cpu_gdt_rw(cpu); | |
519 | gdt_descr.size = GDT_SIZE - 1; | |
520 | load_gdt(&gdt_descr); | |
521 | } | |
522 | EXPORT_SYMBOL_GPL(load_direct_gdt); | |
523 | ||
69218e47 TG |
524 | /* Load a fixmap remapping of the per-cpu GDT */ |
525 | void load_fixmap_gdt(int cpu) | |
526 | { | |
527 | struct desc_ptr gdt_descr; | |
528 | ||
529 | gdt_descr.address = (long)get_cpu_gdt_ro(cpu); | |
530 | gdt_descr.size = GDT_SIZE - 1; | |
531 | load_gdt(&gdt_descr); | |
532 | } | |
45fc8757 | 533 | EXPORT_SYMBOL_GPL(load_fixmap_gdt); |
69218e47 | 534 | |
0f3fa48a IM |
535 | /* |
536 | * Current gdt points %fs at the "master" per-cpu area: after this, | |
537 | * it's on the real one. | |
538 | */ | |
552be871 | 539 | void switch_to_new_gdt(int cpu) |
9d31d35b | 540 | { |
45fc8757 TG |
541 | /* Load the original GDT */ |
542 | load_direct_gdt(cpu); | |
2697fbd5 | 543 | /* Reload the per-cpu base */ |
11e3a840 | 544 | load_percpu_segment(cpu); |
9d31d35b YL |
545 | } |
546 | ||
148f9bb8 | 547 | static const struct cpu_dev *cpu_devs[X86_VENDOR_NUM] = {}; |
1da177e4 | 548 | |
148f9bb8 | 549 | static void get_model_name(struct cpuinfo_x86 *c) |
1da177e4 LT |
550 | { |
551 | unsigned int *v; | |
ee098e1a | 552 | char *p, *q, *s; |
1da177e4 | 553 | |
3da99c97 | 554 | if (c->extended_cpuid_level < 0x80000004) |
1b05d60d | 555 | return; |
1da177e4 | 556 | |
0f3fa48a | 557 | v = (unsigned int *)c->x86_model_id; |
1da177e4 LT |
558 | cpuid(0x80000002, &v[0], &v[1], &v[2], &v[3]); |
559 | cpuid(0x80000003, &v[4], &v[5], &v[6], &v[7]); | |
560 | cpuid(0x80000004, &v[8], &v[9], &v[10], &v[11]); | |
561 | c->x86_model_id[48] = 0; | |
562 | ||
ee098e1a BP |
563 | /* Trim whitespace */ |
564 | p = q = s = &c->x86_model_id[0]; | |
565 | ||
566 | while (*p == ' ') | |
567 | p++; | |
568 | ||
569 | while (*p) { | |
570 | /* Note the last non-whitespace index */ | |
571 | if (!isspace(*p)) | |
572 | s = q; | |
573 | ||
574 | *q++ = *p++; | |
575 | } | |
576 | ||
577 | *(s + 1) = '\0'; | |
1da177e4 LT |
578 | } |
579 | ||
148f9bb8 | 580 | void cpu_detect_cache_sizes(struct cpuinfo_x86 *c) |
1da177e4 | 581 | { |
9d31d35b | 582 | unsigned int n, dummy, ebx, ecx, edx, l2size; |
1da177e4 | 583 | |
3da99c97 | 584 | n = c->extended_cpuid_level; |
1da177e4 LT |
585 | |
586 | if (n >= 0x80000005) { | |
9d31d35b | 587 | cpuid(0x80000005, &dummy, &ebx, &ecx, &edx); |
9d31d35b | 588 | c->x86_cache_size = (ecx>>24) + (edx>>24); |
140fc727 YL |
589 | #ifdef CONFIG_X86_64 |
590 | /* On K8 L1 TLB is inclusive, so don't count it */ | |
591 | c->x86_tlbsize = 0; | |
592 | #endif | |
1da177e4 LT |
593 | } |
594 | ||
595 | if (n < 0x80000006) /* Some chips just has a large L1. */ | |
596 | return; | |
597 | ||
0a488a53 | 598 | cpuid(0x80000006, &dummy, &ebx, &ecx, &edx); |
1da177e4 | 599 | l2size = ecx >> 16; |
34048c9e | 600 | |
140fc727 YL |
601 | #ifdef CONFIG_X86_64 |
602 | c->x86_tlbsize += ((ebx >> 16) & 0xfff) + (ebx & 0xfff); | |
603 | #else | |
1da177e4 | 604 | /* do processor-specific cache resizing */ |
09dc68d9 JB |
605 | if (this_cpu->legacy_cache_size) |
606 | l2size = this_cpu->legacy_cache_size(c, l2size); | |
1da177e4 LT |
607 | |
608 | /* Allow user to override all this if necessary. */ | |
609 | if (cachesize_override != -1) | |
610 | l2size = cachesize_override; | |
611 | ||
34048c9e | 612 | if (l2size == 0) |
1da177e4 | 613 | return; /* Again, no L2 cache is possible */ |
140fc727 | 614 | #endif |
1da177e4 LT |
615 | |
616 | c->x86_cache_size = l2size; | |
1da177e4 LT |
617 | } |
618 | ||
e0ba94f1 AS |
619 | u16 __read_mostly tlb_lli_4k[NR_INFO]; |
620 | u16 __read_mostly tlb_lli_2m[NR_INFO]; | |
621 | u16 __read_mostly tlb_lli_4m[NR_INFO]; | |
622 | u16 __read_mostly tlb_lld_4k[NR_INFO]; | |
623 | u16 __read_mostly tlb_lld_2m[NR_INFO]; | |
624 | u16 __read_mostly tlb_lld_4m[NR_INFO]; | |
dd360393 | 625 | u16 __read_mostly tlb_lld_1g[NR_INFO]; |
e0ba94f1 | 626 | |
f94fe119 | 627 | static void cpu_detect_tlb(struct cpuinfo_x86 *c) |
e0ba94f1 AS |
628 | { |
629 | if (this_cpu->c_detect_tlb) | |
630 | this_cpu->c_detect_tlb(c); | |
631 | ||
f94fe119 | 632 | pr_info("Last level iTLB entries: 4KB %d, 2MB %d, 4MB %d\n", |
e0ba94f1 | 633 | tlb_lli_4k[ENTRIES], tlb_lli_2m[ENTRIES], |
f94fe119 SH |
634 | tlb_lli_4m[ENTRIES]); |
635 | ||
636 | pr_info("Last level dTLB entries: 4KB %d, 2MB %d, 4MB %d, 1GB %d\n", | |
637 | tlb_lld_4k[ENTRIES], tlb_lld_2m[ENTRIES], | |
638 | tlb_lld_4m[ENTRIES], tlb_lld_1g[ENTRIES]); | |
e0ba94f1 AS |
639 | } |
640 | ||
148f9bb8 | 641 | void detect_ht(struct cpuinfo_x86 *c) |
1da177e4 | 642 | { |
c8e56d20 | 643 | #ifdef CONFIG_SMP |
0a488a53 YL |
644 | u32 eax, ebx, ecx, edx; |
645 | int index_msb, core_bits; | |
2eaad1fd | 646 | static bool printed; |
1da177e4 | 647 | |
0a488a53 | 648 | if (!cpu_has(c, X86_FEATURE_HT)) |
9d31d35b | 649 | return; |
1da177e4 | 650 | |
0a488a53 YL |
651 | if (cpu_has(c, X86_FEATURE_CMP_LEGACY)) |
652 | goto out; | |
1da177e4 | 653 | |
1cd78776 YL |
654 | if (cpu_has(c, X86_FEATURE_XTOPOLOGY)) |
655 | return; | |
1da177e4 | 656 | |
0a488a53 | 657 | cpuid(1, &eax, &ebx, &ecx, &edx); |
1da177e4 | 658 | |
9d31d35b YL |
659 | smp_num_siblings = (ebx & 0xff0000) >> 16; |
660 | ||
661 | if (smp_num_siblings == 1) { | |
1b74dde7 | 662 | pr_info_once("CPU0: Hyper-Threading is disabled\n"); |
0f3fa48a IM |
663 | goto out; |
664 | } | |
9d31d35b | 665 | |
0f3fa48a IM |
666 | if (smp_num_siblings <= 1) |
667 | goto out; | |
9d31d35b | 668 | |
0f3fa48a IM |
669 | index_msb = get_count_order(smp_num_siblings); |
670 | c->phys_proc_id = apic->phys_pkg_id(c->initial_apicid, index_msb); | |
9d31d35b | 671 | |
0f3fa48a | 672 | smp_num_siblings = smp_num_siblings / c->x86_max_cores; |
9d31d35b | 673 | |
0f3fa48a | 674 | index_msb = get_count_order(smp_num_siblings); |
9d31d35b | 675 | |
0f3fa48a | 676 | core_bits = get_count_order(c->x86_max_cores); |
9d31d35b | 677 | |
0f3fa48a IM |
678 | c->cpu_core_id = apic->phys_pkg_id(c->initial_apicid, index_msb) & |
679 | ((1 << core_bits) - 1); | |
1da177e4 | 680 | |
0a488a53 | 681 | out: |
2eaad1fd | 682 | if (!printed && (c->x86_max_cores * smp_num_siblings) > 1) { |
1b74dde7 CY |
683 | pr_info("CPU: Physical Processor ID: %d\n", |
684 | c->phys_proc_id); | |
685 | pr_info("CPU: Processor Core ID: %d\n", | |
686 | c->cpu_core_id); | |
2eaad1fd | 687 | printed = 1; |
9d31d35b | 688 | } |
9d31d35b | 689 | #endif |
97e4db7c | 690 | } |
1da177e4 | 691 | |
148f9bb8 | 692 | static void get_cpu_vendor(struct cpuinfo_x86 *c) |
1da177e4 LT |
693 | { |
694 | char *v = c->x86_vendor_id; | |
0f3fa48a | 695 | int i; |
1da177e4 LT |
696 | |
697 | for (i = 0; i < X86_VENDOR_NUM; i++) { | |
10a434fc YL |
698 | if (!cpu_devs[i]) |
699 | break; | |
700 | ||
701 | if (!strcmp(v, cpu_devs[i]->c_ident[0]) || | |
702 | (cpu_devs[i]->c_ident[1] && | |
703 | !strcmp(v, cpu_devs[i]->c_ident[1]))) { | |
0f3fa48a | 704 | |
10a434fc YL |
705 | this_cpu = cpu_devs[i]; |
706 | c->x86_vendor = this_cpu->c_x86_vendor; | |
707 | return; | |
1da177e4 LT |
708 | } |
709 | } | |
10a434fc | 710 | |
1b74dde7 CY |
711 | pr_err_once("CPU: vendor_id '%s' unknown, using generic init.\n" \ |
712 | "CPU: Your system may be unstable.\n", v); | |
10a434fc | 713 | |
fe38d855 CE |
714 | c->x86_vendor = X86_VENDOR_UNKNOWN; |
715 | this_cpu = &default_cpu; | |
1da177e4 LT |
716 | } |
717 | ||
148f9bb8 | 718 | void cpu_detect(struct cpuinfo_x86 *c) |
1da177e4 | 719 | { |
1da177e4 | 720 | /* Get vendor name */ |
4a148513 HH |
721 | cpuid(0x00000000, (unsigned int *)&c->cpuid_level, |
722 | (unsigned int *)&c->x86_vendor_id[0], | |
723 | (unsigned int *)&c->x86_vendor_id[8], | |
724 | (unsigned int *)&c->x86_vendor_id[4]); | |
1da177e4 | 725 | |
1da177e4 | 726 | c->x86 = 4; |
9d31d35b | 727 | /* Intel-defined flags: level 0x00000001 */ |
1da177e4 LT |
728 | if (c->cpuid_level >= 0x00000001) { |
729 | u32 junk, tfms, cap0, misc; | |
0f3fa48a | 730 | |
1da177e4 | 731 | cpuid(0x00000001, &tfms, &misc, &junk, &cap0); |
99f925ce BP |
732 | c->x86 = x86_family(tfms); |
733 | c->x86_model = x86_model(tfms); | |
b399151c | 734 | c->x86_stepping = x86_stepping(tfms); |
0f3fa48a | 735 | |
d4387bd3 | 736 | if (cap0 & (1<<19)) { |
d4387bd3 | 737 | c->x86_clflush_size = ((misc >> 8) & 0xff) * 8; |
9d31d35b | 738 | c->x86_cache_alignment = c->x86_clflush_size; |
d4387bd3 | 739 | } |
1da177e4 | 740 | } |
1da177e4 | 741 | } |
3da99c97 | 742 | |
8bf1ebca AL |
743 | static void apply_forced_caps(struct cpuinfo_x86 *c) |
744 | { | |
745 | int i; | |
746 | ||
6cbd2171 | 747 | for (i = 0; i < NCAPINTS + NBUGINTS; i++) { |
8bf1ebca AL |
748 | c->x86_capability[i] &= ~cpu_caps_cleared[i]; |
749 | c->x86_capability[i] |= cpu_caps_set[i]; | |
750 | } | |
751 | } | |
752 | ||
7fcae111 DW |
753 | static void init_speculation_control(struct cpuinfo_x86 *c) |
754 | { | |
755 | /* | |
756 | * The Intel SPEC_CTRL CPUID bit implies IBRS and IBPB support, | |
757 | * and they also have a different bit for STIBP support. Also, | |
758 | * a hypervisor might have set the individual AMD bits even on | |
759 | * Intel CPUs, for finer-grained selection of what's available. | |
7fcae111 DW |
760 | */ |
761 | if (cpu_has(c, X86_FEATURE_SPEC_CTRL)) { | |
762 | set_cpu_cap(c, X86_FEATURE_IBRS); | |
763 | set_cpu_cap(c, X86_FEATURE_IBPB); | |
7eb8956a | 764 | set_cpu_cap(c, X86_FEATURE_MSR_SPEC_CTRL); |
7fcae111 | 765 | } |
e7c587da | 766 | |
7fcae111 DW |
767 | if (cpu_has(c, X86_FEATURE_INTEL_STIBP)) |
768 | set_cpu_cap(c, X86_FEATURE_STIBP); | |
e7c587da | 769 | |
52817587 TG |
770 | if (cpu_has(c, X86_FEATURE_SPEC_CTRL_SSBD)) |
771 | set_cpu_cap(c, X86_FEATURE_SSBD); | |
772 | ||
7eb8956a | 773 | if (cpu_has(c, X86_FEATURE_AMD_IBRS)) { |
e7c587da | 774 | set_cpu_cap(c, X86_FEATURE_IBRS); |
7eb8956a TG |
775 | set_cpu_cap(c, X86_FEATURE_MSR_SPEC_CTRL); |
776 | } | |
e7c587da BP |
777 | |
778 | if (cpu_has(c, X86_FEATURE_AMD_IBPB)) | |
779 | set_cpu_cap(c, X86_FEATURE_IBPB); | |
780 | ||
7eb8956a | 781 | if (cpu_has(c, X86_FEATURE_AMD_STIBP)) { |
e7c587da | 782 | set_cpu_cap(c, X86_FEATURE_STIBP); |
7eb8956a TG |
783 | set_cpu_cap(c, X86_FEATURE_MSR_SPEC_CTRL); |
784 | } | |
7fcae111 DW |
785 | } |
786 | ||
148f9bb8 | 787 | void get_cpu_cap(struct cpuinfo_x86 *c) |
093af8d7 | 788 | { |
39c06df4 | 789 | u32 eax, ebx, ecx, edx; |
093af8d7 | 790 | |
3da99c97 YL |
791 | /* Intel-defined flags: level 0x00000001 */ |
792 | if (c->cpuid_level >= 0x00000001) { | |
39c06df4 | 793 | cpuid(0x00000001, &eax, &ebx, &ecx, &edx); |
0f3fa48a | 794 | |
39c06df4 BP |
795 | c->x86_capability[CPUID_1_ECX] = ecx; |
796 | c->x86_capability[CPUID_1_EDX] = edx; | |
3da99c97 | 797 | } |
093af8d7 | 798 | |
3df8d920 AL |
799 | /* Thermal and Power Management Leaf: level 0x00000006 (eax) */ |
800 | if (c->cpuid_level >= 0x00000006) | |
801 | c->x86_capability[CPUID_6_EAX] = cpuid_eax(0x00000006); | |
802 | ||
bdc802dc PA |
803 | /* Additional Intel-defined flags: level 0x00000007 */ |
804 | if (c->cpuid_level >= 0x00000007) { | |
bdc802dc | 805 | cpuid_count(0x00000007, 0, &eax, &ebx, &ecx, &edx); |
39c06df4 | 806 | c->x86_capability[CPUID_7_0_EBX] = ebx; |
dfb4a70f | 807 | c->x86_capability[CPUID_7_ECX] = ecx; |
95ca0ee8 | 808 | c->x86_capability[CPUID_7_EDX] = edx; |
bdc802dc PA |
809 | } |
810 | ||
6229ad27 FY |
811 | /* Extended state features: level 0x0000000d */ |
812 | if (c->cpuid_level >= 0x0000000d) { | |
6229ad27 FY |
813 | cpuid_count(0x0000000d, 1, &eax, &ebx, &ecx, &edx); |
814 | ||
39c06df4 | 815 | c->x86_capability[CPUID_D_1_EAX] = eax; |
6229ad27 FY |
816 | } |
817 | ||
cbc82b17 PWJ |
818 | /* Additional Intel-defined flags: level 0x0000000F */ |
819 | if (c->cpuid_level >= 0x0000000F) { | |
cbc82b17 PWJ |
820 | |
821 | /* QoS sub-leaf, EAX=0Fh, ECX=0 */ | |
822 | cpuid_count(0x0000000F, 0, &eax, &ebx, &ecx, &edx); | |
39c06df4 BP |
823 | c->x86_capability[CPUID_F_0_EDX] = edx; |
824 | ||
cbc82b17 PWJ |
825 | if (cpu_has(c, X86_FEATURE_CQM_LLC)) { |
826 | /* will be overridden if occupancy monitoring exists */ | |
827 | c->x86_cache_max_rmid = ebx; | |
828 | ||
829 | /* QoS sub-leaf, EAX=0Fh, ECX=1 */ | |
830 | cpuid_count(0x0000000F, 1, &eax, &ebx, &ecx, &edx); | |
39c06df4 BP |
831 | c->x86_capability[CPUID_F_1_EDX] = edx; |
832 | ||
33c3cc7a VS |
833 | if ((cpu_has(c, X86_FEATURE_CQM_OCCUP_LLC)) || |
834 | ((cpu_has(c, X86_FEATURE_CQM_MBM_TOTAL)) || | |
835 | (cpu_has(c, X86_FEATURE_CQM_MBM_LOCAL)))) { | |
cbc82b17 PWJ |
836 | c->x86_cache_max_rmid = ecx; |
837 | c->x86_cache_occ_scale = ebx; | |
838 | } | |
839 | } else { | |
840 | c->x86_cache_max_rmid = -1; | |
841 | c->x86_cache_occ_scale = -1; | |
842 | } | |
843 | } | |
844 | ||
3da99c97 | 845 | /* AMD-defined flags: level 0x80000001 */ |
39c06df4 BP |
846 | eax = cpuid_eax(0x80000000); |
847 | c->extended_cpuid_level = eax; | |
848 | ||
849 | if ((eax & 0xffff0000) == 0x80000000) { | |
850 | if (eax >= 0x80000001) { | |
851 | cpuid(0x80000001, &eax, &ebx, &ecx, &edx); | |
0f3fa48a | 852 | |
39c06df4 BP |
853 | c->x86_capability[CPUID_8000_0001_ECX] = ecx; |
854 | c->x86_capability[CPUID_8000_0001_EDX] = edx; | |
093af8d7 | 855 | } |
093af8d7 | 856 | } |
093af8d7 | 857 | |
71faad43 YG |
858 | if (c->extended_cpuid_level >= 0x80000007) { |
859 | cpuid(0x80000007, &eax, &ebx, &ecx, &edx); | |
860 | ||
861 | c->x86_capability[CPUID_8000_0007_EBX] = ebx; | |
862 | c->x86_power = edx; | |
863 | } | |
864 | ||
c65732e4 TG |
865 | if (c->extended_cpuid_level >= 0x80000008) { |
866 | cpuid(0x80000008, &eax, &ebx, &ecx, &edx); | |
867 | c->x86_capability[CPUID_8000_0008_EBX] = ebx; | |
868 | } | |
869 | ||
2ccd71f1 | 870 | if (c->extended_cpuid_level >= 0x8000000a) |
39c06df4 | 871 | c->x86_capability[CPUID_8000_000A_EDX] = cpuid_edx(0x8000000a); |
093af8d7 | 872 | |
1dedefd1 | 873 | init_scattered_cpuid_features(c); |
7fcae111 | 874 | init_speculation_control(c); |
60d34501 AL |
875 | |
876 | /* | |
877 | * Clear/Set all flags overridden by options, after probe. | |
878 | * This needs to happen each time we re-probe, which may happen | |
879 | * several times during CPU initialization. | |
880 | */ | |
881 | apply_forced_caps(c); | |
093af8d7 | 882 | } |
1da177e4 | 883 | |
d94a155c KS |
884 | static void get_cpu_address_sizes(struct cpuinfo_x86 *c) |
885 | { | |
886 | u32 eax, ebx, ecx, edx; | |
887 | ||
888 | if (c->extended_cpuid_level >= 0x80000008) { | |
889 | cpuid(0x80000008, &eax, &ebx, &ecx, &edx); | |
890 | ||
891 | c->x86_virt_bits = (eax >> 8) & 0xff; | |
892 | c->x86_phys_bits = eax & 0xff; | |
d94a155c KS |
893 | } |
894 | #ifdef CONFIG_X86_32 | |
895 | else if (cpu_has(c, X86_FEATURE_PAE) || cpu_has(c, X86_FEATURE_PSE36)) | |
896 | c->x86_phys_bits = 36; | |
897 | #endif | |
898 | } | |
899 | ||
148f9bb8 | 900 | static void identify_cpu_without_cpuid(struct cpuinfo_x86 *c) |
aef93c8b YL |
901 | { |
902 | #ifdef CONFIG_X86_32 | |
903 | int i; | |
904 | ||
905 | /* | |
906 | * First of all, decide if this is a 486 or higher | |
907 | * It's a 486 if we can modify the AC flag | |
908 | */ | |
909 | if (flag_is_changeable_p(X86_EFLAGS_AC)) | |
910 | c->x86 = 4; | |
911 | else | |
912 | c->x86 = 3; | |
913 | ||
914 | for (i = 0; i < X86_VENDOR_NUM; i++) | |
915 | if (cpu_devs[i] && cpu_devs[i]->c_identify) { | |
916 | c->x86_vendor_id[0] = 0; | |
917 | cpu_devs[i]->c_identify(c); | |
918 | if (c->x86_vendor_id[0]) { | |
919 | get_cpu_vendor(c); | |
920 | break; | |
921 | } | |
922 | } | |
923 | #endif | |
924 | } | |
925 | ||
4bf5d56d | 926 | static const __initconst struct x86_cpu_id cpu_no_speculation[] = { |
fec9434a DW |
927 | { X86_VENDOR_INTEL, 6, INTEL_FAM6_ATOM_CEDARVIEW, X86_FEATURE_ANY }, |
928 | { X86_VENDOR_INTEL, 6, INTEL_FAM6_ATOM_CLOVERVIEW, X86_FEATURE_ANY }, | |
929 | { X86_VENDOR_INTEL, 6, INTEL_FAM6_ATOM_LINCROFT, X86_FEATURE_ANY }, | |
930 | { X86_VENDOR_INTEL, 6, INTEL_FAM6_ATOM_PENWELL, X86_FEATURE_ANY }, | |
931 | { X86_VENDOR_INTEL, 6, INTEL_FAM6_ATOM_PINEVIEW, X86_FEATURE_ANY }, | |
932 | { X86_VENDOR_CENTAUR, 5 }, | |
933 | { X86_VENDOR_INTEL, 5 }, | |
934 | { X86_VENDOR_NSC, 5 }, | |
935 | { X86_VENDOR_ANY, 4 }, | |
936 | {} | |
937 | }; | |
938 | ||
4bf5d56d | 939 | static const __initconst struct x86_cpu_id cpu_no_meltdown[] = { |
fec9434a DW |
940 | { X86_VENDOR_AMD }, |
941 | {} | |
942 | }; | |
943 | ||
c456442c KRW |
944 | static const __initconst struct x86_cpu_id cpu_no_spec_store_bypass[] = { |
945 | { X86_VENDOR_INTEL, 6, INTEL_FAM6_ATOM_PINEVIEW }, | |
946 | { X86_VENDOR_INTEL, 6, INTEL_FAM6_ATOM_LINCROFT }, | |
947 | { X86_VENDOR_INTEL, 6, INTEL_FAM6_ATOM_PENWELL }, | |
948 | { X86_VENDOR_INTEL, 6, INTEL_FAM6_ATOM_CLOVERVIEW }, | |
949 | { X86_VENDOR_INTEL, 6, INTEL_FAM6_ATOM_CEDARVIEW }, | |
950 | { X86_VENDOR_INTEL, 6, INTEL_FAM6_ATOM_SILVERMONT1 }, | |
951 | { X86_VENDOR_INTEL, 6, INTEL_FAM6_ATOM_AIRMONT }, | |
952 | { X86_VENDOR_INTEL, 6, INTEL_FAM6_ATOM_SILVERMONT2 }, | |
953 | { X86_VENDOR_INTEL, 6, INTEL_FAM6_ATOM_MERRIFIELD }, | |
954 | { X86_VENDOR_INTEL, 6, INTEL_FAM6_CORE_YONAH }, | |
955 | { X86_VENDOR_INTEL, 6, INTEL_FAM6_XEON_PHI_KNL }, | |
956 | { X86_VENDOR_INTEL, 6, INTEL_FAM6_XEON_PHI_KNM }, | |
957 | { X86_VENDOR_CENTAUR, 5, }, | |
958 | { X86_VENDOR_INTEL, 5, }, | |
959 | { X86_VENDOR_NSC, 5, }, | |
764f3c21 KRW |
960 | { X86_VENDOR_AMD, 0x12, }, |
961 | { X86_VENDOR_AMD, 0x11, }, | |
962 | { X86_VENDOR_AMD, 0x10, }, | |
963 | { X86_VENDOR_AMD, 0xf, }, | |
c456442c KRW |
964 | { X86_VENDOR_ANY, 4, }, |
965 | {} | |
966 | }; | |
967 | ||
4a28bfe3 | 968 | static void __init cpu_set_bug_bits(struct cpuinfo_x86 *c) |
fec9434a DW |
969 | { |
970 | u64 ia32_cap = 0; | |
971 | ||
77243971 KRW |
972 | if (cpu_has(c, X86_FEATURE_ARCH_CAPABILITIES)) |
973 | rdmsrl(MSR_IA32_ARCH_CAPABILITIES, ia32_cap); | |
974 | ||
975 | if (!x86_match_cpu(cpu_no_spec_store_bypass) && | |
9f65fb29 | 976 | !(ia32_cap & ARCH_CAP_SSBD_NO)) |
c456442c KRW |
977 | setup_force_cpu_bug(X86_BUG_SPEC_STORE_BYPASS); |
978 | ||
4a28bfe3 KRW |
979 | if (x86_match_cpu(cpu_no_speculation)) |
980 | return; | |
981 | ||
982 | setup_force_cpu_bug(X86_BUG_SPECTRE_V1); | |
983 | setup_force_cpu_bug(X86_BUG_SPECTRE_V2); | |
984 | ||
fec9434a | 985 | if (x86_match_cpu(cpu_no_meltdown)) |
4a28bfe3 | 986 | return; |
fec9434a | 987 | |
fec9434a DW |
988 | /* Rogue Data Cache Load? No! */ |
989 | if (ia32_cap & ARCH_CAP_RDCL_NO) | |
4a28bfe3 | 990 | return; |
fec9434a | 991 | |
4a28bfe3 | 992 | setup_force_cpu_bug(X86_BUG_CPU_MELTDOWN); |
fec9434a DW |
993 | } |
994 | ||
34048c9e PC |
995 | /* |
996 | * Do minimum CPU detection early. | |
997 | * Fields really needed: vendor, cpuid_level, family, model, mask, | |
998 | * cache alignment. | |
999 | * The others are not touched to avoid unwanted side effects. | |
1000 | * | |
a1652bb8 JD |
1001 | * WARNING: this function is only called on the boot CPU. Don't add code |
1002 | * here that is supposed to run on all CPUs. | |
34048c9e | 1003 | */ |
3da99c97 | 1004 | static void __init early_identify_cpu(struct cpuinfo_x86 *c) |
d7cd5611 | 1005 | { |
6627d242 YL |
1006 | #ifdef CONFIG_X86_64 |
1007 | c->x86_clflush_size = 64; | |
13c6c532 JB |
1008 | c->x86_phys_bits = 36; |
1009 | c->x86_virt_bits = 48; | |
6627d242 | 1010 | #else |
d4387bd3 | 1011 | c->x86_clflush_size = 32; |
13c6c532 JB |
1012 | c->x86_phys_bits = 32; |
1013 | c->x86_virt_bits = 32; | |
6627d242 | 1014 | #endif |
0a488a53 | 1015 | c->x86_cache_alignment = c->x86_clflush_size; |
d7cd5611 | 1016 | |
3da99c97 | 1017 | memset(&c->x86_capability, 0, sizeof c->x86_capability); |
0a488a53 | 1018 | c->extended_cpuid_level = 0; |
d7cd5611 | 1019 | |
aef93c8b | 1020 | /* cyrix could have cpuid enabled via c_identify()*/ |
05fb3c19 AL |
1021 | if (have_cpuid_p()) { |
1022 | cpu_detect(c); | |
1023 | get_cpu_vendor(c); | |
1024 | get_cpu_cap(c); | |
d94a155c | 1025 | get_cpu_address_sizes(c); |
78d1b296 | 1026 | setup_force_cpu_cap(X86_FEATURE_CPUID); |
d7cd5611 | 1027 | |
05fb3c19 AL |
1028 | if (this_cpu->c_early_init) |
1029 | this_cpu->c_early_init(c); | |
12cf105c | 1030 | |
05fb3c19 AL |
1031 | c->cpu_index = 0; |
1032 | filter_cpuid_features(c, false); | |
093af8d7 | 1033 | |
05fb3c19 AL |
1034 | if (this_cpu->c_bsp_init) |
1035 | this_cpu->c_bsp_init(c); | |
78d1b296 BP |
1036 | } else { |
1037 | identify_cpu_without_cpuid(c); | |
1038 | setup_clear_cpu_cap(X86_FEATURE_CPUID); | |
05fb3c19 | 1039 | } |
c3b83598 BP |
1040 | |
1041 | setup_force_cpu_cap(X86_FEATURE_ALWAYS); | |
a89f040f | 1042 | |
4a28bfe3 | 1043 | cpu_set_bug_bits(c); |
99c6fa25 | 1044 | |
db52ef74 | 1045 | fpu__init_system(c); |
b8b7abae AL |
1046 | |
1047 | #ifdef CONFIG_X86_32 | |
1048 | /* | |
1049 | * Regardless of whether PCID is enumerated, the SDM says | |
1050 | * that it can't be enabled in 32-bit mode. | |
1051 | */ | |
1052 | setup_clear_cpu_cap(X86_FEATURE_PCID); | |
1053 | #endif | |
d7cd5611 RR |
1054 | } |
1055 | ||
9d31d35b YL |
1056 | void __init early_cpu_init(void) |
1057 | { | |
02dde8b4 | 1058 | const struct cpu_dev *const *cdev; |
10a434fc YL |
1059 | int count = 0; |
1060 | ||
ac23f253 | 1061 | #ifdef CONFIG_PROCESSOR_SELECT |
1b74dde7 | 1062 | pr_info("KERNEL supported cpus:\n"); |
31c997ca IM |
1063 | #endif |
1064 | ||
10a434fc | 1065 | for (cdev = __x86_cpu_dev_start; cdev < __x86_cpu_dev_end; cdev++) { |
02dde8b4 | 1066 | const struct cpu_dev *cpudev = *cdev; |
9d31d35b | 1067 | |
10a434fc YL |
1068 | if (count >= X86_VENDOR_NUM) |
1069 | break; | |
1070 | cpu_devs[count] = cpudev; | |
1071 | count++; | |
1072 | ||
ac23f253 | 1073 | #ifdef CONFIG_PROCESSOR_SELECT |
31c997ca IM |
1074 | { |
1075 | unsigned int j; | |
1076 | ||
1077 | for (j = 0; j < 2; j++) { | |
1078 | if (!cpudev->c_ident[j]) | |
1079 | continue; | |
1b74dde7 | 1080 | pr_info(" %s %s\n", cpudev->c_vendor, |
31c997ca IM |
1081 | cpudev->c_ident[j]); |
1082 | } | |
10a434fc | 1083 | } |
0388423d | 1084 | #endif |
10a434fc | 1085 | } |
9d31d35b | 1086 | early_identify_cpu(&boot_cpu_data); |
d7cd5611 | 1087 | } |
093af8d7 | 1088 | |
b6734c35 | 1089 | /* |
366d4a43 BP |
1090 | * The NOPL instruction is supposed to exist on all CPUs of family >= 6; |
1091 | * unfortunately, that's not true in practice because of early VIA | |
1092 | * chips and (more importantly) broken virtualizers that are not easy | |
1093 | * to detect. In the latter case it doesn't even *fail* reliably, so | |
1094 | * probing for it doesn't even work. Disable it completely on 32-bit | |
ba0593bf | 1095 | * unless we can find a reliable way to detect all the broken cases. |
366d4a43 | 1096 | * Enable it explicitly on 64-bit for non-constant inputs of cpu_has(). |
b6734c35 | 1097 | */ |
148f9bb8 | 1098 | static void detect_nopl(struct cpuinfo_x86 *c) |
b6734c35 | 1099 | { |
366d4a43 | 1100 | #ifdef CONFIG_X86_32 |
b6734c35 | 1101 | clear_cpu_cap(c, X86_FEATURE_NOPL); |
366d4a43 BP |
1102 | #else |
1103 | set_cpu_cap(c, X86_FEATURE_NOPL); | |
58a5aac5 | 1104 | #endif |
d7cd5611 | 1105 | } |
58a5aac5 | 1106 | |
7a5d6704 AL |
1107 | static void detect_null_seg_behavior(struct cpuinfo_x86 *c) |
1108 | { | |
1109 | #ifdef CONFIG_X86_64 | |
58a5aac5 | 1110 | /* |
7a5d6704 AL |
1111 | * Empirically, writing zero to a segment selector on AMD does |
1112 | * not clear the base, whereas writing zero to a segment | |
1113 | * selector on Intel does clear the base. Intel's behavior | |
1114 | * allows slightly faster context switches in the common case | |
1115 | * where GS is unused by the prev and next threads. | |
58a5aac5 | 1116 | * |
7a5d6704 AL |
1117 | * Since neither vendor documents this anywhere that I can see, |
1118 | * detect it directly instead of hardcoding the choice by | |
1119 | * vendor. | |
1120 | * | |
1121 | * I've designated AMD's behavior as the "bug" because it's | |
1122 | * counterintuitive and less friendly. | |
58a5aac5 | 1123 | */ |
7a5d6704 AL |
1124 | |
1125 | unsigned long old_base, tmp; | |
1126 | rdmsrl(MSR_FS_BASE, old_base); | |
1127 | wrmsrl(MSR_FS_BASE, 1); | |
1128 | loadsegment(fs, 0); | |
1129 | rdmsrl(MSR_FS_BASE, tmp); | |
1130 | if (tmp != 0) | |
1131 | set_cpu_bug(c, X86_BUG_NULL_SEG); | |
1132 | wrmsrl(MSR_FS_BASE, old_base); | |
366d4a43 | 1133 | #endif |
d7cd5611 RR |
1134 | } |
1135 | ||
148f9bb8 | 1136 | static void generic_identify(struct cpuinfo_x86 *c) |
1da177e4 | 1137 | { |
aef93c8b | 1138 | c->extended_cpuid_level = 0; |
1da177e4 | 1139 | |
3da99c97 | 1140 | if (!have_cpuid_p()) |
aef93c8b | 1141 | identify_cpu_without_cpuid(c); |
1d67953f | 1142 | |
aef93c8b | 1143 | /* cyrix could have cpuid enabled via c_identify()*/ |
a9853dd6 | 1144 | if (!have_cpuid_p()) |
aef93c8b | 1145 | return; |
1da177e4 | 1146 | |
3da99c97 | 1147 | cpu_detect(c); |
1da177e4 | 1148 | |
3da99c97 | 1149 | get_cpu_vendor(c); |
1da177e4 | 1150 | |
3da99c97 | 1151 | get_cpu_cap(c); |
1da177e4 | 1152 | |
d94a155c KS |
1153 | get_cpu_address_sizes(c); |
1154 | ||
3da99c97 YL |
1155 | if (c->cpuid_level >= 0x00000001) { |
1156 | c->initial_apicid = (cpuid_ebx(1) >> 24) & 0xFF; | |
b89d3b3e | 1157 | #ifdef CONFIG_X86_32 |
c8e56d20 | 1158 | # ifdef CONFIG_SMP |
cb8cc442 | 1159 | c->apicid = apic->phys_pkg_id(c->initial_apicid, 0); |
b89d3b3e | 1160 | # else |
3da99c97 | 1161 | c->apicid = c->initial_apicid; |
b89d3b3e YL |
1162 | # endif |
1163 | #endif | |
b89d3b3e | 1164 | c->phys_proc_id = c->initial_apicid; |
3da99c97 | 1165 | } |
1da177e4 | 1166 | |
1b05d60d | 1167 | get_model_name(c); /* Default name */ |
1da177e4 | 1168 | |
3da99c97 | 1169 | detect_nopl(c); |
7a5d6704 AL |
1170 | |
1171 | detect_null_seg_behavior(c); | |
0230bb03 AL |
1172 | |
1173 | /* | |
1174 | * ESPFIX is a strange bug. All real CPUs have it. Paravirt | |
1175 | * systems that run Linux at CPL > 0 may or may not have the | |
1176 | * issue, but, even if they have the issue, there's absolutely | |
1177 | * nothing we can do about it because we can't use the real IRET | |
1178 | * instruction. | |
1179 | * | |
1180 | * NB: For the time being, only 32-bit kernels support | |
1181 | * X86_BUG_ESPFIX as such. 64-bit kernels directly choose | |
1182 | * whether to apply espfix using paravirt hooks. If any | |
1183 | * non-paravirt system ever shows up that does *not* have the | |
1184 | * ESPFIX issue, we can change this. | |
1185 | */ | |
1186 | #ifdef CONFIG_X86_32 | |
1187 | # ifdef CONFIG_PARAVIRT | |
1188 | do { | |
1189 | extern void native_iret(void); | |
1190 | if (pv_cpu_ops.iret == native_iret) | |
1191 | set_cpu_bug(c, X86_BUG_ESPFIX); | |
1192 | } while (0); | |
1193 | # else | |
1194 | set_cpu_bug(c, X86_BUG_ESPFIX); | |
1195 | # endif | |
1196 | #endif | |
1da177e4 | 1197 | } |
1da177e4 | 1198 | |
cbc82b17 PWJ |
1199 | static void x86_init_cache_qos(struct cpuinfo_x86 *c) |
1200 | { | |
1201 | /* | |
1202 | * The heavy lifting of max_rmid and cache_occ_scale are handled | |
1203 | * in get_cpu_cap(). Here we just set the max_rmid for the boot_cpu | |
1204 | * in case CQM bits really aren't there in this CPU. | |
1205 | */ | |
1206 | if (c != &boot_cpu_data) { | |
1207 | boot_cpu_data.x86_cache_max_rmid = | |
1208 | min(boot_cpu_data.x86_cache_max_rmid, | |
1209 | c->x86_cache_max_rmid); | |
1210 | } | |
1211 | } | |
1212 | ||
d49597fd | 1213 | /* |
9d85eb91 TG |
1214 | * Validate that ACPI/mptables have the same information about the |
1215 | * effective APIC id and update the package map. | |
d49597fd | 1216 | */ |
9d85eb91 | 1217 | static void validate_apic_and_package_id(struct cpuinfo_x86 *c) |
d49597fd TG |
1218 | { |
1219 | #ifdef CONFIG_SMP | |
9d85eb91 | 1220 | unsigned int apicid, cpu = smp_processor_id(); |
d49597fd TG |
1221 | |
1222 | apicid = apic->cpu_present_to_apicid(cpu); | |
d49597fd | 1223 | |
9d85eb91 TG |
1224 | if (apicid != c->apicid) { |
1225 | pr_err(FW_BUG "CPU%u: APIC id mismatch. Firmware: %x APIC: %x\n", | |
d49597fd | 1226 | cpu, apicid, c->initial_apicid); |
d49597fd | 1227 | } |
9d85eb91 | 1228 | BUG_ON(topology_update_package_map(c->phys_proc_id, cpu)); |
d49597fd TG |
1229 | #else |
1230 | c->logical_proc_id = 0; | |
1231 | #endif | |
1232 | } | |
1233 | ||
1da177e4 LT |
1234 | /* |
1235 | * This does the hard work of actually picking apart the CPU stuff... | |
1236 | */ | |
148f9bb8 | 1237 | static void identify_cpu(struct cpuinfo_x86 *c) |
1da177e4 LT |
1238 | { |
1239 | int i; | |
1240 | ||
1241 | c->loops_per_jiffy = loops_per_jiffy; | |
24dbc600 | 1242 | c->x86_cache_size = 0; |
1da177e4 | 1243 | c->x86_vendor = X86_VENDOR_UNKNOWN; |
b399151c | 1244 | c->x86_model = c->x86_stepping = 0; /* So far unknown... */ |
1da177e4 LT |
1245 | c->x86_vendor_id[0] = '\0'; /* Unset */ |
1246 | c->x86_model_id[0] = '\0'; /* Unset */ | |
94605eff | 1247 | c->x86_max_cores = 1; |
102bbe3a | 1248 | c->x86_coreid_bits = 0; |
79a8b9aa | 1249 | c->cu_id = 0xff; |
11fdd252 | 1250 | #ifdef CONFIG_X86_64 |
102bbe3a | 1251 | c->x86_clflush_size = 64; |
13c6c532 JB |
1252 | c->x86_phys_bits = 36; |
1253 | c->x86_virt_bits = 48; | |
102bbe3a YL |
1254 | #else |
1255 | c->cpuid_level = -1; /* CPUID not detected */ | |
770d132f | 1256 | c->x86_clflush_size = 32; |
13c6c532 JB |
1257 | c->x86_phys_bits = 32; |
1258 | c->x86_virt_bits = 32; | |
102bbe3a YL |
1259 | #endif |
1260 | c->x86_cache_alignment = c->x86_clflush_size; | |
1da177e4 LT |
1261 | memset(&c->x86_capability, 0, sizeof c->x86_capability); |
1262 | ||
1da177e4 LT |
1263 | generic_identify(c); |
1264 | ||
3898534d | 1265 | if (this_cpu->c_identify) |
1da177e4 LT |
1266 | this_cpu->c_identify(c); |
1267 | ||
6a6256f9 | 1268 | /* Clear/Set all flags overridden by options, after probe */ |
8bf1ebca | 1269 | apply_forced_caps(c); |
2759c328 | 1270 | |
102bbe3a | 1271 | #ifdef CONFIG_X86_64 |
cb8cc442 | 1272 | c->apicid = apic->phys_pkg_id(c->initial_apicid, 0); |
102bbe3a YL |
1273 | #endif |
1274 | ||
1da177e4 LT |
1275 | /* |
1276 | * Vendor-specific initialization. In this section we | |
1277 | * canonicalize the feature flags, meaning if there are | |
1278 | * features a certain CPU supports which CPUID doesn't | |
1279 | * tell us, CPUID claiming incorrect flags, or other bugs, | |
1280 | * we handle them here. | |
1281 | * | |
1282 | * At the end of this section, c->x86_capability better | |
1283 | * indicate the features this CPU genuinely supports! | |
1284 | */ | |
1285 | if (this_cpu->c_init) | |
1286 | this_cpu->c_init(c); | |
1287 | ||
1288 | /* Disable the PN if appropriate */ | |
1289 | squash_the_stupid_serial_number(c); | |
1290 | ||
aa35f896 | 1291 | /* Set up SMEP/SMAP/UMIP */ |
b2cc2a07 PA |
1292 | setup_smep(c); |
1293 | setup_smap(c); | |
aa35f896 | 1294 | setup_umip(c); |
b2cc2a07 | 1295 | |
1da177e4 | 1296 | /* |
0f3fa48a IM |
1297 | * The vendor-specific functions might have changed features. |
1298 | * Now we do "generic changes." | |
1da177e4 LT |
1299 | */ |
1300 | ||
b38b0665 PA |
1301 | /* Filter out anything that depends on CPUID levels we don't have */ |
1302 | filter_cpuid_features(c, true); | |
1303 | ||
1da177e4 | 1304 | /* If the model name is still unset, do table lookup. */ |
34048c9e | 1305 | if (!c->x86_model_id[0]) { |
02dde8b4 | 1306 | const char *p; |
1da177e4 | 1307 | p = table_lookup_model(c); |
34048c9e | 1308 | if (p) |
1da177e4 LT |
1309 | strcpy(c->x86_model_id, p); |
1310 | else | |
1311 | /* Last resort... */ | |
1312 | sprintf(c->x86_model_id, "%02x/%02x", | |
54a20f8c | 1313 | c->x86, c->x86_model); |
1da177e4 LT |
1314 | } |
1315 | ||
102bbe3a YL |
1316 | #ifdef CONFIG_X86_64 |
1317 | detect_ht(c); | |
1318 | #endif | |
1319 | ||
49d859d7 | 1320 | x86_init_rdrand(c); |
cbc82b17 | 1321 | x86_init_cache_qos(c); |
06976945 | 1322 | setup_pku(c); |
3e0c3737 YL |
1323 | |
1324 | /* | |
6a6256f9 | 1325 | * Clear/Set all flags overridden by options, need do it |
3e0c3737 YL |
1326 | * before following smp all cpus cap AND. |
1327 | */ | |
8bf1ebca | 1328 | apply_forced_caps(c); |
3e0c3737 | 1329 | |
1da177e4 LT |
1330 | /* |
1331 | * On SMP, boot_cpu_data holds the common feature set between | |
1332 | * all CPUs; so make sure that we indicate which features are | |
1333 | * common between the CPUs. The first time this routine gets | |
1334 | * executed, c == &boot_cpu_data. | |
1335 | */ | |
34048c9e | 1336 | if (c != &boot_cpu_data) { |
1da177e4 | 1337 | /* AND the already accumulated flags with these */ |
9d31d35b | 1338 | for (i = 0; i < NCAPINTS; i++) |
1da177e4 | 1339 | boot_cpu_data.x86_capability[i] &= c->x86_capability[i]; |
65fc985b BP |
1340 | |
1341 | /* OR, i.e. replicate the bug flags */ | |
1342 | for (i = NCAPINTS; i < NCAPINTS + NBUGINTS; i++) | |
1343 | c->x86_capability[i] |= boot_cpu_data.x86_capability[i]; | |
1da177e4 LT |
1344 | } |
1345 | ||
1346 | /* Init Machine Check Exception if available. */ | |
5e09954a | 1347 | mcheck_cpu_init(c); |
30d432df AK |
1348 | |
1349 | select_idle_routine(c); | |
102bbe3a | 1350 | |
de2d9445 | 1351 | #ifdef CONFIG_NUMA |
102bbe3a YL |
1352 | numa_add_cpu(smp_processor_id()); |
1353 | #endif | |
a6c4e076 | 1354 | } |
31ab269a | 1355 | |
8b6c0ab1 IM |
1356 | /* |
1357 | * Set up the CPU state needed to execute SYSENTER/SYSEXIT instructions | |
1358 | * on 32-bit kernels: | |
1359 | */ | |
cfda7bb9 AL |
1360 | #ifdef CONFIG_X86_32 |
1361 | void enable_sep_cpu(void) | |
1362 | { | |
8b6c0ab1 IM |
1363 | struct tss_struct *tss; |
1364 | int cpu; | |
cfda7bb9 | 1365 | |
b3edfda4 BP |
1366 | if (!boot_cpu_has(X86_FEATURE_SEP)) |
1367 | return; | |
1368 | ||
8b6c0ab1 | 1369 | cpu = get_cpu(); |
c482feef | 1370 | tss = &per_cpu(cpu_tss_rw, cpu); |
8b6c0ab1 | 1371 | |
8b6c0ab1 | 1372 | /* |
cf9328cc AL |
1373 | * We cache MSR_IA32_SYSENTER_CS's value in the TSS's ss1 field -- |
1374 | * see the big comment in struct x86_hw_tss's definition. | |
8b6c0ab1 | 1375 | */ |
cfda7bb9 AL |
1376 | |
1377 | tss->x86_tss.ss1 = __KERNEL_CS; | |
8b6c0ab1 | 1378 | wrmsr(MSR_IA32_SYSENTER_CS, tss->x86_tss.ss1, 0); |
4fe2d8b1 | 1379 | wrmsr(MSR_IA32_SYSENTER_ESP, (unsigned long)(cpu_entry_stack(cpu) + 1), 0); |
4c8cd0c5 | 1380 | wrmsr(MSR_IA32_SYSENTER_EIP, (unsigned long)entry_SYSENTER_32, 0); |
8b6c0ab1 | 1381 | |
cfda7bb9 AL |
1382 | put_cpu(); |
1383 | } | |
e04d645f GC |
1384 | #endif |
1385 | ||
a6c4e076 JF |
1386 | void __init identify_boot_cpu(void) |
1387 | { | |
1388 | identify_cpu(&boot_cpu_data); | |
102bbe3a | 1389 | #ifdef CONFIG_X86_32 |
a6c4e076 | 1390 | sysenter_setup(); |
6fe940d6 | 1391 | enable_sep_cpu(); |
102bbe3a | 1392 | #endif |
5b556332 | 1393 | cpu_detect_tlb(&boot_cpu_data); |
a6c4e076 | 1394 | } |
3b520b23 | 1395 | |
148f9bb8 | 1396 | void identify_secondary_cpu(struct cpuinfo_x86 *c) |
a6c4e076 JF |
1397 | { |
1398 | BUG_ON(c == &boot_cpu_data); | |
1399 | identify_cpu(c); | |
102bbe3a | 1400 | #ifdef CONFIG_X86_32 |
a6c4e076 | 1401 | enable_sep_cpu(); |
102bbe3a | 1402 | #endif |
a6c4e076 | 1403 | mtrr_ap_init(); |
9d85eb91 | 1404 | validate_apic_and_package_id(c); |
77243971 | 1405 | x86_spec_ctrl_setup_ap(); |
1da177e4 LT |
1406 | } |
1407 | ||
191679fd AK |
1408 | static __init int setup_noclflush(char *arg) |
1409 | { | |
840d2830 | 1410 | setup_clear_cpu_cap(X86_FEATURE_CLFLUSH); |
da4aaa7d | 1411 | setup_clear_cpu_cap(X86_FEATURE_CLFLUSHOPT); |
191679fd AK |
1412 | return 1; |
1413 | } | |
1414 | __setup("noclflush", setup_noclflush); | |
1415 | ||
148f9bb8 | 1416 | void print_cpu_info(struct cpuinfo_x86 *c) |
1da177e4 | 1417 | { |
02dde8b4 | 1418 | const char *vendor = NULL; |
1da177e4 | 1419 | |
0f3fa48a | 1420 | if (c->x86_vendor < X86_VENDOR_NUM) { |
1da177e4 | 1421 | vendor = this_cpu->c_vendor; |
0f3fa48a IM |
1422 | } else { |
1423 | if (c->cpuid_level >= 0) | |
1424 | vendor = c->x86_vendor_id; | |
1425 | } | |
1da177e4 | 1426 | |
bd32a8cf | 1427 | if (vendor && !strstr(c->x86_model_id, vendor)) |
1b74dde7 | 1428 | pr_cont("%s ", vendor); |
1da177e4 | 1429 | |
9d31d35b | 1430 | if (c->x86_model_id[0]) |
1b74dde7 | 1431 | pr_cont("%s", c->x86_model_id); |
1da177e4 | 1432 | else |
1b74dde7 | 1433 | pr_cont("%d86", c->x86); |
1da177e4 | 1434 | |
1b74dde7 | 1435 | pr_cont(" (family: 0x%x, model: 0x%x", c->x86, c->x86_model); |
924e101a | 1436 | |
b399151c JZ |
1437 | if (c->x86_stepping || c->cpuid_level >= 0) |
1438 | pr_cont(", stepping: 0x%x)\n", c->x86_stepping); | |
1da177e4 | 1439 | else |
1b74dde7 | 1440 | pr_cont(")\n"); |
1da177e4 LT |
1441 | } |
1442 | ||
0c2a3913 AK |
1443 | /* |
1444 | * clearcpuid= was already parsed in fpu__init_parse_early_param. | |
1445 | * But we need to keep a dummy __setup around otherwise it would | |
1446 | * show up as an environment variable for init. | |
1447 | */ | |
1448 | static __init int setup_clearcpuid(char *arg) | |
ac72e788 | 1449 | { |
ac72e788 AK |
1450 | return 1; |
1451 | } | |
0c2a3913 | 1452 | __setup("clearcpuid=", setup_clearcpuid); |
ac72e788 | 1453 | |
d5494d4f | 1454 | #ifdef CONFIG_X86_64 |
947e76cd | 1455 | DEFINE_PER_CPU_FIRST(union irq_stack_union, |
277d5b40 | 1456 | irq_stack_union) __aligned(PAGE_SIZE) __visible; |
35060ed6 | 1457 | EXPORT_PER_CPU_SYMBOL_GPL(irq_stack_union); |
0f3fa48a | 1458 | |
bdf977b3 | 1459 | /* |
a7fcf28d AL |
1460 | * The following percpu variables are hot. Align current_task to |
1461 | * cacheline size such that they fall in the same cacheline. | |
bdf977b3 TH |
1462 | */ |
1463 | DEFINE_PER_CPU(struct task_struct *, current_task) ____cacheline_aligned = | |
1464 | &init_task; | |
1465 | EXPORT_PER_CPU_SYMBOL(current_task); | |
d5494d4f | 1466 | |
bdf977b3 | 1467 | DEFINE_PER_CPU(char *, irq_stack_ptr) = |
4950d6d4 | 1468 | init_per_cpu_var(irq_stack_union.irq_stack) + IRQ_STACK_SIZE; |
bdf977b3 | 1469 | |
277d5b40 | 1470 | DEFINE_PER_CPU(unsigned int, irq_count) __visible = -1; |
d5494d4f | 1471 | |
c2daa3be PZ |
1472 | DEFINE_PER_CPU(int, __preempt_count) = INIT_PREEMPT_COUNT; |
1473 | EXPORT_PER_CPU_SYMBOL(__preempt_count); | |
1474 | ||
d5494d4f YL |
1475 | /* May not be marked __init: used by software suspend */ |
1476 | void syscall_init(void) | |
1da177e4 | 1477 | { |
3386bc8a AL |
1478 | extern char _entry_trampoline[]; |
1479 | extern char entry_SYSCALL_64_trampoline[]; | |
1480 | ||
72f5e08d | 1481 | int cpu = smp_processor_id(); |
3386bc8a AL |
1482 | unsigned long SYSCALL64_entry_trampoline = |
1483 | (unsigned long)get_cpu_entry_area(cpu)->entry_trampoline + | |
1484 | (entry_SYSCALL_64_trampoline - _entry_trampoline); | |
72f5e08d | 1485 | |
31ac34ca | 1486 | wrmsr(MSR_STAR, 0, (__USER32_CS << 16) | __KERNEL_CS); |
8d4b0678 TG |
1487 | if (static_cpu_has(X86_FEATURE_PTI)) |
1488 | wrmsrl(MSR_LSTAR, SYSCALL64_entry_trampoline); | |
1489 | else | |
1490 | wrmsrl(MSR_LSTAR, (unsigned long)entry_SYSCALL_64); | |
d56fe4bf IM |
1491 | |
1492 | #ifdef CONFIG_IA32_EMULATION | |
47edb651 | 1493 | wrmsrl(MSR_CSTAR, (unsigned long)entry_SYSCALL_compat); |
a76c7f46 | 1494 | /* |
487d1edb DV |
1495 | * This only works on Intel CPUs. |
1496 | * On AMD CPUs these MSRs are 32-bit, CPU truncates MSR_IA32_SYSENTER_EIP. | |
1497 | * This does not cause SYSENTER to jump to the wrong location, because | |
1498 | * AMD doesn't allow SYSENTER in long mode (either 32- or 64-bit). | |
a76c7f46 DV |
1499 | */ |
1500 | wrmsrl_safe(MSR_IA32_SYSENTER_CS, (u64)__KERNEL_CS); | |
4fe2d8b1 | 1501 | wrmsrl_safe(MSR_IA32_SYSENTER_ESP, (unsigned long)(cpu_entry_stack(cpu) + 1)); |
4c8cd0c5 | 1502 | wrmsrl_safe(MSR_IA32_SYSENTER_EIP, (u64)entry_SYSENTER_compat); |
d56fe4bf | 1503 | #else |
47edb651 | 1504 | wrmsrl(MSR_CSTAR, (unsigned long)ignore_sysret); |
6b51311c | 1505 | wrmsrl_safe(MSR_IA32_SYSENTER_CS, (u64)GDT_ENTRY_INVALID_SEG); |
d56fe4bf IM |
1506 | wrmsrl_safe(MSR_IA32_SYSENTER_ESP, 0ULL); |
1507 | wrmsrl_safe(MSR_IA32_SYSENTER_EIP, 0ULL); | |
d5494d4f | 1508 | #endif |
03ae5768 | 1509 | |
d5494d4f YL |
1510 | /* Flags to clear on syscall */ |
1511 | wrmsrl(MSR_SYSCALL_MASK, | |
63bcff2a | 1512 | X86_EFLAGS_TF|X86_EFLAGS_DF|X86_EFLAGS_IF| |
8c7aa698 | 1513 | X86_EFLAGS_IOPL|X86_EFLAGS_AC|X86_EFLAGS_NT); |
1da177e4 | 1514 | } |
62111195 | 1515 | |
d5494d4f YL |
1516 | /* |
1517 | * Copies of the original ist values from the tss are only accessed during | |
1518 | * debugging, no special alignment required. | |
1519 | */ | |
1520 | DEFINE_PER_CPU(struct orig_ist, orig_ist); | |
1521 | ||
228bdaa9 | 1522 | static DEFINE_PER_CPU(unsigned long, debug_stack_addr); |
42181186 | 1523 | DEFINE_PER_CPU(int, debug_stack_usage); |
228bdaa9 SR |
1524 | |
1525 | int is_debug_stack(unsigned long addr) | |
1526 | { | |
89cbc767 CL |
1527 | return __this_cpu_read(debug_stack_usage) || |
1528 | (addr <= __this_cpu_read(debug_stack_addr) && | |
1529 | addr > (__this_cpu_read(debug_stack_addr) - DEBUG_STKSZ)); | |
228bdaa9 | 1530 | } |
0f46efeb | 1531 | NOKPROBE_SYMBOL(is_debug_stack); |
228bdaa9 | 1532 | |
629f4f9d | 1533 | DEFINE_PER_CPU(u32, debug_idt_ctr); |
f8988175 | 1534 | |
228bdaa9 SR |
1535 | void debug_stack_set_zero(void) |
1536 | { | |
629f4f9d SA |
1537 | this_cpu_inc(debug_idt_ctr); |
1538 | load_current_idt(); | |
228bdaa9 | 1539 | } |
0f46efeb | 1540 | NOKPROBE_SYMBOL(debug_stack_set_zero); |
228bdaa9 SR |
1541 | |
1542 | void debug_stack_reset(void) | |
1543 | { | |
629f4f9d | 1544 | if (WARN_ON(!this_cpu_read(debug_idt_ctr))) |
f8988175 | 1545 | return; |
629f4f9d SA |
1546 | if (this_cpu_dec_return(debug_idt_ctr) == 0) |
1547 | load_current_idt(); | |
228bdaa9 | 1548 | } |
0f46efeb | 1549 | NOKPROBE_SYMBOL(debug_stack_reset); |
228bdaa9 | 1550 | |
0f3fa48a | 1551 | #else /* CONFIG_X86_64 */ |
d5494d4f | 1552 | |
bdf977b3 TH |
1553 | DEFINE_PER_CPU(struct task_struct *, current_task) = &init_task; |
1554 | EXPORT_PER_CPU_SYMBOL(current_task); | |
c2daa3be PZ |
1555 | DEFINE_PER_CPU(int, __preempt_count) = INIT_PREEMPT_COUNT; |
1556 | EXPORT_PER_CPU_SYMBOL(__preempt_count); | |
bdf977b3 | 1557 | |
a7fcf28d AL |
1558 | /* |
1559 | * On x86_32, vm86 modifies tss.sp0, so sp0 isn't a reliable way to find | |
1560 | * the top of the kernel stack. Use an extra percpu variable to track the | |
1561 | * top of the kernel stack directly. | |
1562 | */ | |
1563 | DEFINE_PER_CPU(unsigned long, cpu_current_top_of_stack) = | |
1564 | (unsigned long)&init_thread_union + THREAD_SIZE; | |
1565 | EXPORT_PER_CPU_SYMBOL(cpu_current_top_of_stack); | |
1566 | ||
60a5317f | 1567 | #ifdef CONFIG_CC_STACKPROTECTOR |
53f82452 | 1568 | DEFINE_PER_CPU_ALIGNED(struct stack_canary, stack_canary); |
60a5317f | 1569 | #endif |
d5494d4f | 1570 | |
0f3fa48a | 1571 | #endif /* CONFIG_X86_64 */ |
c5413fbe | 1572 | |
9766cdbc JSR |
1573 | /* |
1574 | * Clear all 6 debug registers: | |
1575 | */ | |
1576 | static void clear_all_debug_regs(void) | |
1577 | { | |
1578 | int i; | |
1579 | ||
1580 | for (i = 0; i < 8; i++) { | |
1581 | /* Ignore db4, db5 */ | |
1582 | if ((i == 4) || (i == 5)) | |
1583 | continue; | |
1584 | ||
1585 | set_debugreg(0, i); | |
1586 | } | |
1587 | } | |
c5413fbe | 1588 | |
0bb9fef9 JW |
1589 | #ifdef CONFIG_KGDB |
1590 | /* | |
1591 | * Restore debug regs if using kgdbwait and you have a kernel debugger | |
1592 | * connection established. | |
1593 | */ | |
1594 | static void dbg_restore_debug_regs(void) | |
1595 | { | |
1596 | if (unlikely(kgdb_connected && arch_kgdb_ops.correct_hw_break)) | |
1597 | arch_kgdb_ops.correct_hw_break(); | |
1598 | } | |
1599 | #else /* ! CONFIG_KGDB */ | |
1600 | #define dbg_restore_debug_regs() | |
1601 | #endif /* ! CONFIG_KGDB */ | |
1602 | ||
ce4b1b16 IM |
1603 | static void wait_for_master_cpu(int cpu) |
1604 | { | |
1605 | #ifdef CONFIG_SMP | |
1606 | /* | |
1607 | * wait for ACK from master CPU before continuing | |
1608 | * with AP initialization | |
1609 | */ | |
1610 | WARN_ON(cpumask_test_and_set_cpu(cpu, cpu_initialized_mask)); | |
1611 | while (!cpumask_test_cpu(cpu, cpu_callout_mask)) | |
1612 | cpu_relax(); | |
1613 | #endif | |
1614 | } | |
1615 | ||
d2cbcc49 RR |
1616 | /* |
1617 | * cpu_init() initializes state that is per-CPU. Some data is already | |
1618 | * initialized (naturally) in the bootstrap process, such as the GDT | |
1619 | * and IDT. We reload them nevertheless, this function acts as a | |
1620 | * 'CPU state barrier', nothing should get across. | |
1ba76586 | 1621 | * A lot of state is already set up in PDA init for 64 bit |
d2cbcc49 | 1622 | */ |
1ba76586 | 1623 | #ifdef CONFIG_X86_64 |
0f3fa48a | 1624 | |
148f9bb8 | 1625 | void cpu_init(void) |
1ba76586 | 1626 | { |
0fe1e009 | 1627 | struct orig_ist *oist; |
1ba76586 | 1628 | struct task_struct *me; |
0f3fa48a IM |
1629 | struct tss_struct *t; |
1630 | unsigned long v; | |
fb59831b | 1631 | int cpu = raw_smp_processor_id(); |
1ba76586 YL |
1632 | int i; |
1633 | ||
ce4b1b16 IM |
1634 | wait_for_master_cpu(cpu); |
1635 | ||
1e02ce4c AL |
1636 | /* |
1637 | * Initialize the CR4 shadow before doing anything that could | |
1638 | * try to read it. | |
1639 | */ | |
1640 | cr4_init_shadow(); | |
1641 | ||
777284b6 BP |
1642 | if (cpu) |
1643 | load_ucode_ap(); | |
e6ebf5de | 1644 | |
c482feef | 1645 | t = &per_cpu(cpu_tss_rw, cpu); |
0fe1e009 | 1646 | oist = &per_cpu(orig_ist, cpu); |
0f3fa48a | 1647 | |
e7a22c1e | 1648 | #ifdef CONFIG_NUMA |
27fd185f | 1649 | if (this_cpu_read(numa_node) == 0 && |
e534c7c5 LS |
1650 | early_cpu_to_node(cpu) != NUMA_NO_NODE) |
1651 | set_numa_node(early_cpu_to_node(cpu)); | |
e7a22c1e | 1652 | #endif |
1ba76586 YL |
1653 | |
1654 | me = current; | |
1655 | ||
2eaad1fd | 1656 | pr_debug("Initializing CPU#%d\n", cpu); |
1ba76586 | 1657 | |
375074cc | 1658 | cr4_clear_bits(X86_CR4_VME|X86_CR4_PVI|X86_CR4_TSD|X86_CR4_DE); |
1ba76586 YL |
1659 | |
1660 | /* | |
1661 | * Initialize the per-CPU GDT with the boot GDT, | |
1662 | * and set up the GDT descriptor: | |
1663 | */ | |
1664 | ||
552be871 | 1665 | switch_to_new_gdt(cpu); |
2697fbd5 BG |
1666 | loadsegment(fs, 0); |
1667 | ||
cf910e83 | 1668 | load_current_idt(); |
1ba76586 YL |
1669 | |
1670 | memset(me->thread.tls_array, 0, GDT_ENTRY_TLS_ENTRIES * 8); | |
1671 | syscall_init(); | |
1672 | ||
1673 | wrmsrl(MSR_FS_BASE, 0); | |
1674 | wrmsrl(MSR_KERNEL_GS_BASE, 0); | |
1675 | barrier(); | |
1676 | ||
4763ed4d | 1677 | x86_configure_nx(); |
659006bf | 1678 | x2apic_setup(); |
1ba76586 YL |
1679 | |
1680 | /* | |
1681 | * set up and load the per-CPU TSS | |
1682 | */ | |
0fe1e009 | 1683 | if (!oist->ist[0]) { |
40e7f949 | 1684 | char *estacks = get_cpu_entry_area(cpu)->exception_stacks; |
0f3fa48a | 1685 | |
1ba76586 | 1686 | for (v = 0; v < N_EXCEPTION_STACKS; v++) { |
0f3fa48a | 1687 | estacks += exception_stack_sizes[v]; |
0fe1e009 | 1688 | oist->ist[v] = t->x86_tss.ist[v] = |
1ba76586 | 1689 | (unsigned long)estacks; |
228bdaa9 SR |
1690 | if (v == DEBUG_STACK-1) |
1691 | per_cpu(debug_stack_addr, cpu) = (unsigned long)estacks; | |
1ba76586 YL |
1692 | } |
1693 | } | |
1694 | ||
7fb983b4 | 1695 | t->x86_tss.io_bitmap_base = IO_BITMAP_OFFSET; |
0f3fa48a | 1696 | |
1ba76586 YL |
1697 | /* |
1698 | * <= is required because the CPU will access up to | |
1699 | * 8 bits beyond the end of the IO permission bitmap. | |
1700 | */ | |
1701 | for (i = 0; i <= IO_BITMAP_LONGS; i++) | |
1702 | t->io_bitmap[i] = ~0UL; | |
1703 | ||
f1f10076 | 1704 | mmgrab(&init_mm); |
1ba76586 | 1705 | me->active_mm = &init_mm; |
8c5dfd25 | 1706 | BUG_ON(me->mm); |
72c0098d | 1707 | initialize_tlbstate_and_flush(); |
1ba76586 YL |
1708 | enter_lazy_tlb(&init_mm, me); |
1709 | ||
20bb8344 | 1710 | /* |
7f2590a1 AL |
1711 | * Initialize the TSS. sp0 points to the entry trampoline stack |
1712 | * regardless of what task is running. | |
20bb8344 | 1713 | */ |
72f5e08d | 1714 | set_tss_desc(cpu, &get_cpu_entry_area(cpu)->tss.x86_tss); |
1ba76586 | 1715 | load_TR_desc(); |
4fe2d8b1 | 1716 | load_sp0((unsigned long)(cpu_entry_stack(cpu) + 1)); |
20bb8344 | 1717 | |
37868fe1 | 1718 | load_mm_ldt(&init_mm); |
1ba76586 | 1719 | |
0bb9fef9 JW |
1720 | clear_all_debug_regs(); |
1721 | dbg_restore_debug_regs(); | |
1ba76586 | 1722 | |
21c4cd10 | 1723 | fpu__init_cpu(); |
1ba76586 | 1724 | |
1ba76586 YL |
1725 | if (is_uv_system()) |
1726 | uv_cpu_init(); | |
69218e47 | 1727 | |
69218e47 | 1728 | load_fixmap_gdt(cpu); |
1ba76586 YL |
1729 | } |
1730 | ||
1731 | #else | |
1732 | ||
148f9bb8 | 1733 | void cpu_init(void) |
9ee79a3d | 1734 | { |
d2cbcc49 RR |
1735 | int cpu = smp_processor_id(); |
1736 | struct task_struct *curr = current; | |
c482feef | 1737 | struct tss_struct *t = &per_cpu(cpu_tss_rw, cpu); |
62111195 | 1738 | |
ce4b1b16 | 1739 | wait_for_master_cpu(cpu); |
e6ebf5de | 1740 | |
5b2bdbc8 SR |
1741 | /* |
1742 | * Initialize the CR4 shadow before doing anything that could | |
1743 | * try to read it. | |
1744 | */ | |
1745 | cr4_init_shadow(); | |
1746 | ||
ce4b1b16 | 1747 | show_ucode_info_early(); |
62111195 | 1748 | |
1b74dde7 | 1749 | pr_info("Initializing CPU#%d\n", cpu); |
62111195 | 1750 | |
362f924b | 1751 | if (cpu_feature_enabled(X86_FEATURE_VME) || |
59e21e3d | 1752 | boot_cpu_has(X86_FEATURE_TSC) || |
362f924b | 1753 | boot_cpu_has(X86_FEATURE_DE)) |
375074cc | 1754 | cr4_clear_bits(X86_CR4_VME|X86_CR4_PVI|X86_CR4_TSD|X86_CR4_DE); |
62111195 | 1755 | |
cf910e83 | 1756 | load_current_idt(); |
552be871 | 1757 | switch_to_new_gdt(cpu); |
1da177e4 | 1758 | |
1da177e4 LT |
1759 | /* |
1760 | * Set up and load the per-CPU TSS and LDT | |
1761 | */ | |
f1f10076 | 1762 | mmgrab(&init_mm); |
62111195 | 1763 | curr->active_mm = &init_mm; |
8c5dfd25 | 1764 | BUG_ON(curr->mm); |
72c0098d | 1765 | initialize_tlbstate_and_flush(); |
62111195 | 1766 | enter_lazy_tlb(&init_mm, curr); |
1da177e4 | 1767 | |
20bb8344 AL |
1768 | /* |
1769 | * Initialize the TSS. Don't bother initializing sp0, as the initial | |
1770 | * task never enters user mode. | |
1771 | */ | |
72f5e08d | 1772 | set_tss_desc(cpu, &get_cpu_entry_area(cpu)->tss.x86_tss); |
1da177e4 | 1773 | load_TR_desc(); |
20bb8344 | 1774 | |
37868fe1 | 1775 | load_mm_ldt(&init_mm); |
1da177e4 | 1776 | |
7fb983b4 | 1777 | t->x86_tss.io_bitmap_base = IO_BITMAP_OFFSET; |
f9a196b8 | 1778 | |
22c4e308 | 1779 | #ifdef CONFIG_DOUBLEFAULT |
1da177e4 LT |
1780 | /* Set up doublefault TSS pointer in the GDT */ |
1781 | __set_tss_desc(cpu, GDT_ENTRY_DOUBLEFAULT_TSS, &doublefault_tss); | |
22c4e308 | 1782 | #endif |
1da177e4 | 1783 | |
9766cdbc | 1784 | clear_all_debug_regs(); |
0bb9fef9 | 1785 | dbg_restore_debug_regs(); |
1da177e4 | 1786 | |
21c4cd10 | 1787 | fpu__init_cpu(); |
69218e47 | 1788 | |
69218e47 | 1789 | load_fixmap_gdt(cpu); |
1da177e4 | 1790 | } |
1ba76586 | 1791 | #endif |
5700f743 | 1792 | |
b51ef52d LA |
1793 | static void bsp_resume(void) |
1794 | { | |
1795 | if (this_cpu->c_bsp_resume) | |
1796 | this_cpu->c_bsp_resume(&boot_cpu_data); | |
1797 | } | |
1798 | ||
1799 | static struct syscore_ops cpu_syscore_ops = { | |
1800 | .resume = bsp_resume, | |
1801 | }; | |
1802 | ||
1803 | static int __init init_cpu_syscore(void) | |
1804 | { | |
1805 | register_syscore_ops(&cpu_syscore_ops); | |
1806 | return 0; | |
1807 | } | |
1808 | core_initcall(init_cpu_syscore); | |
1008c52c BP |
1809 | |
1810 | /* | |
1811 | * The microcode loader calls this upon late microcode load to recheck features, | |
1812 | * only when microcode has been updated. Caller holds microcode_mutex and CPU | |
1813 | * hotplug lock. | |
1814 | */ | |
1815 | void microcode_check(void) | |
1816 | { | |
42ca8082 BP |
1817 | struct cpuinfo_x86 info; |
1818 | ||
1008c52c | 1819 | perf_check_microcode(); |
42ca8082 BP |
1820 | |
1821 | /* Reload CPUID max function as it might've changed. */ | |
1822 | info.cpuid_level = cpuid_eax(0); | |
1823 | ||
1824 | /* | |
1825 | * Copy all capability leafs to pick up the synthetic ones so that | |
1826 | * memcmp() below doesn't fail on that. The ones coming from CPUID will | |
1827 | * get overwritten in get_cpu_cap(). | |
1828 | */ | |
1829 | memcpy(&info.x86_capability, &boot_cpu_data.x86_capability, sizeof(info.x86_capability)); | |
1830 | ||
1831 | get_cpu_cap(&info); | |
1832 | ||
1833 | if (!memcmp(&info.x86_capability, &boot_cpu_data.x86_capability, sizeof(info.x86_capability))) | |
1834 | return; | |
1835 | ||
1836 | pr_warn("x86/CPU: CPU features have changed after loading microcode, but might not take effect.\n"); | |
1837 | pr_warn("x86/CPU: Please consider either early loading through initrd/built-in or a potential BIOS update.\n"); | |
1008c52c | 1838 | } |