]>
Commit | Line | Data |
---|---|---|
2458e53f KS |
1 | /* cpu_feature_enabled() cannot be used this early */ |
2 | #define USE_EARLY_PGTABLE_L5 | |
3 | ||
57c8a661 | 4 | #include <linux/memblock.h> |
9766cdbc | 5 | #include <linux/linkage.h> |
f0fc4aff | 6 | #include <linux/bitops.h> |
9766cdbc | 7 | #include <linux/kernel.h> |
186f4360 | 8 | #include <linux/export.h> |
9766cdbc JSR |
9 | #include <linux/percpu.h> |
10 | #include <linux/string.h> | |
ee098e1a | 11 | #include <linux/ctype.h> |
1da177e4 | 12 | #include <linux/delay.h> |
68e21be2 | 13 | #include <linux/sched/mm.h> |
e6017571 | 14 | #include <linux/sched/clock.h> |
9164bb4a | 15 | #include <linux/sched/task.h> |
9766cdbc | 16 | #include <linux/init.h> |
0f46efeb | 17 | #include <linux/kprobes.h> |
9766cdbc | 18 | #include <linux/kgdb.h> |
1da177e4 | 19 | #include <linux/smp.h> |
9766cdbc | 20 | #include <linux/io.h> |
b51ef52d | 21 | #include <linux/syscore_ops.h> |
9766cdbc JSR |
22 | |
23 | #include <asm/stackprotector.h> | |
cdd6c482 | 24 | #include <asm/perf_event.h> |
1da177e4 | 25 | #include <asm/mmu_context.h> |
49d859d7 | 26 | #include <asm/archrandom.h> |
9766cdbc JSR |
27 | #include <asm/hypervisor.h> |
28 | #include <asm/processor.h> | |
1e02ce4c | 29 | #include <asm/tlbflush.h> |
f649e938 | 30 | #include <asm/debugreg.h> |
9766cdbc | 31 | #include <asm/sections.h> |
f40c3300 | 32 | #include <asm/vsyscall.h> |
8bdbd962 AC |
33 | #include <linux/topology.h> |
34 | #include <linux/cpumask.h> | |
9766cdbc | 35 | #include <asm/pgtable.h> |
60063497 | 36 | #include <linux/atomic.h> |
9766cdbc JSR |
37 | #include <asm/proto.h> |
38 | #include <asm/setup.h> | |
39 | #include <asm/apic.h> | |
40 | #include <asm/desc.h> | |
78f7f1e5 | 41 | #include <asm/fpu/internal.h> |
27b07da7 | 42 | #include <asm/mtrr.h> |
0274f955 | 43 | #include <asm/hwcap2.h> |
8bdbd962 | 44 | #include <linux/numa.h> |
9766cdbc | 45 | #include <asm/asm.h> |
0f6ff2bc | 46 | #include <asm/bugs.h> |
9766cdbc | 47 | #include <asm/cpu.h> |
a03a3e28 | 48 | #include <asm/mce.h> |
9766cdbc | 49 | #include <asm/msr.h> |
8d4a4300 | 50 | #include <asm/pat.h> |
d288e1cf FY |
51 | #include <asm/microcode.h> |
52 | #include <asm/microcode_intel.h> | |
fec9434a DW |
53 | #include <asm/intel-family.h> |
54 | #include <asm/cpu_device_id.h> | |
e641f5f5 IM |
55 | |
56 | #ifdef CONFIG_X86_LOCAL_APIC | |
bdbcdd48 | 57 | #include <asm/uv/uv.h> |
1da177e4 LT |
58 | #endif |
59 | ||
60 | #include "cpu.h" | |
61 | ||
0274f955 GA |
62 | u32 elf_hwcap2 __read_mostly; |
63 | ||
c2d1cec1 | 64 | /* all of these masks are initialized in setup_cpu_local_masks() */ |
c2d1cec1 | 65 | cpumask_var_t cpu_initialized_mask; |
9766cdbc JSR |
66 | cpumask_var_t cpu_callout_mask; |
67 | cpumask_var_t cpu_callin_mask; | |
c2d1cec1 MT |
68 | |
69 | /* representing cpus for which sibling maps can be computed */ | |
70 | cpumask_var_t cpu_sibling_setup_mask; | |
71 | ||
f8b64d08 BP |
72 | /* Number of siblings per CPU package */ |
73 | int smp_num_siblings = 1; | |
74 | EXPORT_SYMBOL(smp_num_siblings); | |
75 | ||
76 | /* Last level cache ID of each logical CPU */ | |
77 | DEFINE_PER_CPU_READ_MOSTLY(u16, cpu_llc_id) = BAD_APICID; | |
78 | ||
2f2f52ba | 79 | /* correctly size the local cpu masks */ |
4369f1fb | 80 | void __init setup_cpu_local_masks(void) |
2f2f52ba BG |
81 | { |
82 | alloc_bootmem_cpumask_var(&cpu_initialized_mask); | |
83 | alloc_bootmem_cpumask_var(&cpu_callin_mask); | |
84 | alloc_bootmem_cpumask_var(&cpu_callout_mask); | |
85 | alloc_bootmem_cpumask_var(&cpu_sibling_setup_mask); | |
86 | } | |
87 | ||
148f9bb8 | 88 | static void default_init(struct cpuinfo_x86 *c) |
e8055139 OZ |
89 | { |
90 | #ifdef CONFIG_X86_64 | |
27c13ece | 91 | cpu_detect_cache_sizes(c); |
e8055139 OZ |
92 | #else |
93 | /* Not much we can do here... */ | |
94 | /* Check if at least it has cpuid */ | |
95 | if (c->cpuid_level == -1) { | |
96 | /* No cpuid. It must be an ancient CPU */ | |
97 | if (c->x86 == 4) | |
98 | strcpy(c->x86_model_id, "486"); | |
99 | else if (c->x86 == 3) | |
100 | strcpy(c->x86_model_id, "386"); | |
101 | } | |
102 | #endif | |
103 | } | |
104 | ||
148f9bb8 | 105 | static const struct cpu_dev default_cpu = { |
e8055139 OZ |
106 | .c_init = default_init, |
107 | .c_vendor = "Unknown", | |
108 | .c_x86_vendor = X86_VENDOR_UNKNOWN, | |
109 | }; | |
110 | ||
148f9bb8 | 111 | static const struct cpu_dev *this_cpu = &default_cpu; |
0a488a53 | 112 | |
06deef89 | 113 | DEFINE_PER_CPU_PAGE_ALIGNED(struct gdt_page, gdt_page) = { .gdt = { |
950ad7ff | 114 | #ifdef CONFIG_X86_64 |
06deef89 BG |
115 | /* |
116 | * We need valid kernel segments for data and code in long mode too | |
117 | * IRET will check the segment types kkeil 2000/10/28 | |
118 | * Also sysret mandates a special GDT layout | |
119 | * | |
9766cdbc | 120 | * TLS descriptors are currently at a different place compared to i386. |
06deef89 BG |
121 | * Hopefully nobody expects them at a fixed place (Wine?) |
122 | */ | |
1e5de182 AM |
123 | [GDT_ENTRY_KERNEL32_CS] = GDT_ENTRY_INIT(0xc09b, 0, 0xfffff), |
124 | [GDT_ENTRY_KERNEL_CS] = GDT_ENTRY_INIT(0xa09b, 0, 0xfffff), | |
125 | [GDT_ENTRY_KERNEL_DS] = GDT_ENTRY_INIT(0xc093, 0, 0xfffff), | |
126 | [GDT_ENTRY_DEFAULT_USER32_CS] = GDT_ENTRY_INIT(0xc0fb, 0, 0xfffff), | |
127 | [GDT_ENTRY_DEFAULT_USER_DS] = GDT_ENTRY_INIT(0xc0f3, 0, 0xfffff), | |
128 | [GDT_ENTRY_DEFAULT_USER_CS] = GDT_ENTRY_INIT(0xa0fb, 0, 0xfffff), | |
950ad7ff | 129 | #else |
1e5de182 AM |
130 | [GDT_ENTRY_KERNEL_CS] = GDT_ENTRY_INIT(0xc09a, 0, 0xfffff), |
131 | [GDT_ENTRY_KERNEL_DS] = GDT_ENTRY_INIT(0xc092, 0, 0xfffff), | |
132 | [GDT_ENTRY_DEFAULT_USER_CS] = GDT_ENTRY_INIT(0xc0fa, 0, 0xfffff), | |
133 | [GDT_ENTRY_DEFAULT_USER_DS] = GDT_ENTRY_INIT(0xc0f2, 0, 0xfffff), | |
bf504672 RR |
134 | /* |
135 | * Segments used for calling PnP BIOS have byte granularity. | |
136 | * They code segments and data segments have fixed 64k limits, | |
137 | * the transfer segment sizes are set at run time. | |
138 | */ | |
6842ef0e | 139 | /* 32-bit code */ |
1e5de182 | 140 | [GDT_ENTRY_PNPBIOS_CS32] = GDT_ENTRY_INIT(0x409a, 0, 0xffff), |
6842ef0e | 141 | /* 16-bit code */ |
1e5de182 | 142 | [GDT_ENTRY_PNPBIOS_CS16] = GDT_ENTRY_INIT(0x009a, 0, 0xffff), |
6842ef0e | 143 | /* 16-bit data */ |
1e5de182 | 144 | [GDT_ENTRY_PNPBIOS_DS] = GDT_ENTRY_INIT(0x0092, 0, 0xffff), |
6842ef0e | 145 | /* 16-bit data */ |
1e5de182 | 146 | [GDT_ENTRY_PNPBIOS_TS1] = GDT_ENTRY_INIT(0x0092, 0, 0), |
6842ef0e | 147 | /* 16-bit data */ |
1e5de182 | 148 | [GDT_ENTRY_PNPBIOS_TS2] = GDT_ENTRY_INIT(0x0092, 0, 0), |
bf504672 RR |
149 | /* |
150 | * The APM segments have byte granularity and their bases | |
151 | * are set at run time. All have 64k limits. | |
152 | */ | |
6842ef0e | 153 | /* 32-bit code */ |
1e5de182 | 154 | [GDT_ENTRY_APMBIOS_BASE] = GDT_ENTRY_INIT(0x409a, 0, 0xffff), |
bf504672 | 155 | /* 16-bit code */ |
1e5de182 | 156 | [GDT_ENTRY_APMBIOS_BASE+1] = GDT_ENTRY_INIT(0x009a, 0, 0xffff), |
6842ef0e | 157 | /* data */ |
72c4d853 | 158 | [GDT_ENTRY_APMBIOS_BASE+2] = GDT_ENTRY_INIT(0x4092, 0, 0xffff), |
bf504672 | 159 | |
1e5de182 AM |
160 | [GDT_ENTRY_ESPFIX_SS] = GDT_ENTRY_INIT(0xc092, 0, 0xfffff), |
161 | [GDT_ENTRY_PERCPU] = GDT_ENTRY_INIT(0xc092, 0, 0xfffff), | |
60a5317f | 162 | GDT_STACK_CANARY_INIT |
950ad7ff | 163 | #endif |
06deef89 | 164 | } }; |
7a61d35d | 165 | EXPORT_PER_CPU_SYMBOL_GPL(gdt_page); |
ae1ee11b | 166 | |
8c3641e9 | 167 | static int __init x86_mpx_setup(char *s) |
0c752a93 | 168 | { |
8c3641e9 | 169 | /* require an exact match without trailing characters */ |
2cd3949f DH |
170 | if (strlen(s)) |
171 | return 0; | |
0c752a93 | 172 | |
8c3641e9 DH |
173 | /* do not emit a message if the feature is not present */ |
174 | if (!boot_cpu_has(X86_FEATURE_MPX)) | |
175 | return 1; | |
6bad06b7 | 176 | |
8c3641e9 DH |
177 | setup_clear_cpu_cap(X86_FEATURE_MPX); |
178 | pr_info("nompx: Intel Memory Protection Extensions (MPX) disabled\n"); | |
b6f42a4a FY |
179 | return 1; |
180 | } | |
8c3641e9 | 181 | __setup("nompx", x86_mpx_setup); |
b6f42a4a | 182 | |
0790c9aa | 183 | #ifdef CONFIG_X86_64 |
c7ad5ad2 | 184 | static int __init x86_nopcid_setup(char *s) |
0790c9aa | 185 | { |
c7ad5ad2 AL |
186 | /* nopcid doesn't accept parameters */ |
187 | if (s) | |
188 | return -EINVAL; | |
0790c9aa AL |
189 | |
190 | /* do not emit a message if the feature is not present */ | |
191 | if (!boot_cpu_has(X86_FEATURE_PCID)) | |
c7ad5ad2 | 192 | return 0; |
0790c9aa AL |
193 | |
194 | setup_clear_cpu_cap(X86_FEATURE_PCID); | |
195 | pr_info("nopcid: PCID feature disabled\n"); | |
c7ad5ad2 | 196 | return 0; |
0790c9aa | 197 | } |
c7ad5ad2 | 198 | early_param("nopcid", x86_nopcid_setup); |
0790c9aa AL |
199 | #endif |
200 | ||
d12a72b8 AL |
201 | static int __init x86_noinvpcid_setup(char *s) |
202 | { | |
203 | /* noinvpcid doesn't accept parameters */ | |
204 | if (s) | |
205 | return -EINVAL; | |
206 | ||
207 | /* do not emit a message if the feature is not present */ | |
208 | if (!boot_cpu_has(X86_FEATURE_INVPCID)) | |
209 | return 0; | |
210 | ||
211 | setup_clear_cpu_cap(X86_FEATURE_INVPCID); | |
212 | pr_info("noinvpcid: INVPCID feature disabled\n"); | |
213 | return 0; | |
214 | } | |
215 | early_param("noinvpcid", x86_noinvpcid_setup); | |
216 | ||
ba51dced | 217 | #ifdef CONFIG_X86_32 |
148f9bb8 PG |
218 | static int cachesize_override = -1; |
219 | static int disable_x86_serial_nr = 1; | |
1da177e4 | 220 | |
0a488a53 YL |
221 | static int __init cachesize_setup(char *str) |
222 | { | |
223 | get_option(&str, &cachesize_override); | |
224 | return 1; | |
225 | } | |
226 | __setup("cachesize=", cachesize_setup); | |
227 | ||
0a488a53 YL |
228 | static int __init x86_sep_setup(char *s) |
229 | { | |
230 | setup_clear_cpu_cap(X86_FEATURE_SEP); | |
231 | return 1; | |
232 | } | |
233 | __setup("nosep", x86_sep_setup); | |
234 | ||
235 | /* Standard macro to see if a specific flag is changeable */ | |
236 | static inline int flag_is_changeable_p(u32 flag) | |
237 | { | |
238 | u32 f1, f2; | |
239 | ||
94f6bac1 KH |
240 | /* |
241 | * Cyrix and IDT cpus allow disabling of CPUID | |
242 | * so the code below may return different results | |
243 | * when it is executed before and after enabling | |
244 | * the CPUID. Add "volatile" to not allow gcc to | |
245 | * optimize the subsequent calls to this function. | |
246 | */ | |
0f3fa48a IM |
247 | asm volatile ("pushfl \n\t" |
248 | "pushfl \n\t" | |
249 | "popl %0 \n\t" | |
250 | "movl %0, %1 \n\t" | |
251 | "xorl %2, %0 \n\t" | |
252 | "pushl %0 \n\t" | |
253 | "popfl \n\t" | |
254 | "pushfl \n\t" | |
255 | "popl %0 \n\t" | |
256 | "popfl \n\t" | |
257 | ||
94f6bac1 KH |
258 | : "=&r" (f1), "=&r" (f2) |
259 | : "ir" (flag)); | |
0a488a53 YL |
260 | |
261 | return ((f1^f2) & flag) != 0; | |
262 | } | |
263 | ||
264 | /* Probe for the CPUID instruction */ | |
148f9bb8 | 265 | int have_cpuid_p(void) |
0a488a53 YL |
266 | { |
267 | return flag_is_changeable_p(X86_EFLAGS_ID); | |
268 | } | |
269 | ||
148f9bb8 | 270 | static void squash_the_stupid_serial_number(struct cpuinfo_x86 *c) |
0a488a53 | 271 | { |
0f3fa48a IM |
272 | unsigned long lo, hi; |
273 | ||
274 | if (!cpu_has(c, X86_FEATURE_PN) || !disable_x86_serial_nr) | |
275 | return; | |
276 | ||
277 | /* Disable processor serial number: */ | |
278 | ||
279 | rdmsr(MSR_IA32_BBL_CR_CTL, lo, hi); | |
280 | lo |= 0x200000; | |
281 | wrmsr(MSR_IA32_BBL_CR_CTL, lo, hi); | |
282 | ||
1b74dde7 | 283 | pr_notice("CPU serial number disabled.\n"); |
0f3fa48a IM |
284 | clear_cpu_cap(c, X86_FEATURE_PN); |
285 | ||
286 | /* Disabling the serial number may affect the cpuid level */ | |
287 | c->cpuid_level = cpuid_eax(0); | |
0a488a53 YL |
288 | } |
289 | ||
290 | static int __init x86_serial_nr_setup(char *s) | |
291 | { | |
292 | disable_x86_serial_nr = 0; | |
293 | return 1; | |
294 | } | |
295 | __setup("serialnumber", x86_serial_nr_setup); | |
ba51dced | 296 | #else |
102bbe3a YL |
297 | static inline int flag_is_changeable_p(u32 flag) |
298 | { | |
299 | return 1; | |
300 | } | |
102bbe3a YL |
301 | static inline void squash_the_stupid_serial_number(struct cpuinfo_x86 *c) |
302 | { | |
303 | } | |
ba51dced | 304 | #endif |
0a488a53 | 305 | |
de5397ad FY |
306 | static __init int setup_disable_smep(char *arg) |
307 | { | |
b2cc2a07 | 308 | setup_clear_cpu_cap(X86_FEATURE_SMEP); |
0f6ff2bc DH |
309 | /* Check for things that depend on SMEP being enabled: */ |
310 | check_mpx_erratum(&boot_cpu_data); | |
de5397ad FY |
311 | return 1; |
312 | } | |
313 | __setup("nosmep", setup_disable_smep); | |
314 | ||
b2cc2a07 | 315 | static __always_inline void setup_smep(struct cpuinfo_x86 *c) |
de5397ad | 316 | { |
b2cc2a07 | 317 | if (cpu_has(c, X86_FEATURE_SMEP)) |
375074cc | 318 | cr4_set_bits(X86_CR4_SMEP); |
de5397ad FY |
319 | } |
320 | ||
52b6179a PA |
321 | static __init int setup_disable_smap(char *arg) |
322 | { | |
b2cc2a07 | 323 | setup_clear_cpu_cap(X86_FEATURE_SMAP); |
52b6179a PA |
324 | return 1; |
325 | } | |
326 | __setup("nosmap", setup_disable_smap); | |
327 | ||
b2cc2a07 PA |
328 | static __always_inline void setup_smap(struct cpuinfo_x86 *c) |
329 | { | |
581b7f15 | 330 | unsigned long eflags = native_save_fl(); |
b2cc2a07 PA |
331 | |
332 | /* This should have been cleared long ago */ | |
b2cc2a07 PA |
333 | BUG_ON(eflags & X86_EFLAGS_AC); |
334 | ||
03bbd596 PA |
335 | if (cpu_has(c, X86_FEATURE_SMAP)) { |
336 | #ifdef CONFIG_X86_SMAP | |
375074cc | 337 | cr4_set_bits(X86_CR4_SMAP); |
03bbd596 | 338 | #else |
375074cc | 339 | cr4_clear_bits(X86_CR4_SMAP); |
03bbd596 PA |
340 | #endif |
341 | } | |
de5397ad FY |
342 | } |
343 | ||
aa35f896 RN |
344 | static __always_inline void setup_umip(struct cpuinfo_x86 *c) |
345 | { | |
346 | /* Check the boot processor, plus build option for UMIP. */ | |
347 | if (!cpu_feature_enabled(X86_FEATURE_UMIP)) | |
348 | goto out; | |
349 | ||
350 | /* Check the current processor's cpuid bits. */ | |
351 | if (!cpu_has(c, X86_FEATURE_UMIP)) | |
352 | goto out; | |
353 | ||
354 | cr4_set_bits(X86_CR4_UMIP); | |
355 | ||
438cbf88 | 356 | pr_info_once("x86/cpu: User Mode Instruction Prevention (UMIP) activated\n"); |
770c7755 | 357 | |
aa35f896 RN |
358 | return; |
359 | ||
360 | out: | |
361 | /* | |
362 | * Make sure UMIP is disabled in case it was enabled in a | |
363 | * previous boot (e.g., via kexec). | |
364 | */ | |
365 | cr4_clear_bits(X86_CR4_UMIP); | |
366 | } | |
367 | ||
06976945 DH |
368 | /* |
369 | * Protection Keys are not available in 32-bit mode. | |
370 | */ | |
371 | static bool pku_disabled; | |
372 | ||
373 | static __always_inline void setup_pku(struct cpuinfo_x86 *c) | |
374 | { | |
a5eff725 SAS |
375 | struct pkru_state *pk; |
376 | ||
e8df1a95 DH |
377 | /* check the boot processor, plus compile options for PKU: */ |
378 | if (!cpu_feature_enabled(X86_FEATURE_PKU)) | |
379 | return; | |
380 | /* checks the actual processor's cpuid bits: */ | |
06976945 DH |
381 | if (!cpu_has(c, X86_FEATURE_PKU)) |
382 | return; | |
383 | if (pku_disabled) | |
384 | return; | |
385 | ||
386 | cr4_set_bits(X86_CR4_PKE); | |
a5eff725 SAS |
387 | pk = get_xsave_addr(&init_fpstate.xsave, XFEATURE_PKRU); |
388 | if (pk) | |
389 | pk->pkru = init_pkru_value; | |
06976945 DH |
390 | /* |
391 | * Seting X86_CR4_PKE will cause the X86_FEATURE_OSPKE | |
392 | * cpuid bit to be set. We need to ensure that we | |
393 | * update that bit in this CPU's "cpu_info". | |
394 | */ | |
395 | get_cpu_cap(c); | |
396 | } | |
397 | ||
398 | #ifdef CONFIG_X86_INTEL_MEMORY_PROTECTION_KEYS | |
399 | static __init int setup_disable_pku(char *arg) | |
400 | { | |
401 | /* | |
402 | * Do not clear the X86_FEATURE_PKU bit. All of the | |
403 | * runtime checks are against OSPKE so clearing the | |
404 | * bit does nothing. | |
405 | * | |
406 | * This way, we will see "pku" in cpuinfo, but not | |
407 | * "ospke", which is exactly what we want. It shows | |
408 | * that the CPU has PKU, but the OS has not enabled it. | |
409 | * This happens to be exactly how a system would look | |
410 | * if we disabled the config option. | |
411 | */ | |
412 | pr_info("x86: 'nopku' specified, disabling Memory Protection Keys\n"); | |
413 | pku_disabled = true; | |
414 | return 1; | |
415 | } | |
416 | __setup("nopku", setup_disable_pku); | |
417 | #endif /* CONFIG_X86_64 */ | |
418 | ||
b38b0665 PA |
419 | /* |
420 | * Some CPU features depend on higher CPUID levels, which may not always | |
421 | * be available due to CPUID level capping or broken virtualization | |
422 | * software. Add those features to this table to auto-disable them. | |
423 | */ | |
424 | struct cpuid_dependent_feature { | |
425 | u32 feature; | |
426 | u32 level; | |
427 | }; | |
0f3fa48a | 428 | |
148f9bb8 | 429 | static const struct cpuid_dependent_feature |
b38b0665 PA |
430 | cpuid_dependent_features[] = { |
431 | { X86_FEATURE_MWAIT, 0x00000005 }, | |
432 | { X86_FEATURE_DCA, 0x00000009 }, | |
433 | { X86_FEATURE_XSAVE, 0x0000000d }, | |
434 | { 0, 0 } | |
435 | }; | |
436 | ||
148f9bb8 | 437 | static void filter_cpuid_features(struct cpuinfo_x86 *c, bool warn) |
b38b0665 PA |
438 | { |
439 | const struct cpuid_dependent_feature *df; | |
9766cdbc | 440 | |
b38b0665 | 441 | for (df = cpuid_dependent_features; df->feature; df++) { |
0f3fa48a IM |
442 | |
443 | if (!cpu_has(c, df->feature)) | |
444 | continue; | |
b38b0665 PA |
445 | /* |
446 | * Note: cpuid_level is set to -1 if unavailable, but | |
447 | * extended_extended_level is set to 0 if unavailable | |
448 | * and the legitimate extended levels are all negative | |
449 | * when signed; hence the weird messing around with | |
450 | * signs here... | |
451 | */ | |
0f3fa48a | 452 | if (!((s32)df->level < 0 ? |
f6db44df | 453 | (u32)df->level > (u32)c->extended_cpuid_level : |
0f3fa48a IM |
454 | (s32)df->level > (s32)c->cpuid_level)) |
455 | continue; | |
456 | ||
457 | clear_cpu_cap(c, df->feature); | |
458 | if (!warn) | |
459 | continue; | |
460 | ||
1b74dde7 CY |
461 | pr_warn("CPU: CPU feature " X86_CAP_FMT " disabled, no CPUID level 0x%x\n", |
462 | x86_cap_flag(df->feature), df->level); | |
b38b0665 | 463 | } |
f6db44df | 464 | } |
b38b0665 | 465 | |
102bbe3a YL |
466 | /* |
467 | * Naming convention should be: <Name> [(<Codename>)] | |
468 | * This table only is used unless init_<vendor>() below doesn't set it; | |
0f3fa48a IM |
469 | * in particular, if CPUID levels 0x80000002..4 are supported, this |
470 | * isn't used | |
102bbe3a YL |
471 | */ |
472 | ||
473 | /* Look up CPU names by table lookup. */ | |
148f9bb8 | 474 | static const char *table_lookup_model(struct cpuinfo_x86 *c) |
102bbe3a | 475 | { |
09dc68d9 JB |
476 | #ifdef CONFIG_X86_32 |
477 | const struct legacy_cpu_model_info *info; | |
102bbe3a YL |
478 | |
479 | if (c->x86_model >= 16) | |
480 | return NULL; /* Range check */ | |
481 | ||
482 | if (!this_cpu) | |
483 | return NULL; | |
484 | ||
09dc68d9 | 485 | info = this_cpu->legacy_models; |
102bbe3a | 486 | |
09dc68d9 | 487 | while (info->family) { |
102bbe3a YL |
488 | if (info->family == c->x86) |
489 | return info->model_names[c->x86_model]; | |
490 | info++; | |
491 | } | |
09dc68d9 | 492 | #endif |
102bbe3a YL |
493 | return NULL; /* Not found */ |
494 | } | |
495 | ||
6cbd2171 TG |
496 | __u32 cpu_caps_cleared[NCAPINTS + NBUGINTS]; |
497 | __u32 cpu_caps_set[NCAPINTS + NBUGINTS]; | |
7d851c8d | 498 | |
11e3a840 JF |
499 | void load_percpu_segment(int cpu) |
500 | { | |
501 | #ifdef CONFIG_X86_32 | |
502 | loadsegment(fs, __KERNEL_PERCPU); | |
503 | #else | |
45e876f7 | 504 | __loadsegment_simple(gs, 0); |
35060ed6 | 505 | wrmsrl(MSR_GS_BASE, cpu_kernelmode_gs_base(cpu)); |
11e3a840 | 506 | #endif |
60a5317f | 507 | load_stack_canary_segment(); |
11e3a840 JF |
508 | } |
509 | ||
72f5e08d AL |
510 | #ifdef CONFIG_X86_32 |
511 | /* The 32-bit entry code needs to find cpu_entry_area. */ | |
512 | DEFINE_PER_CPU(struct cpu_entry_area *, cpu_entry_area); | |
513 | #endif | |
514 | ||
45fc8757 TG |
515 | /* Load the original GDT from the per-cpu structure */ |
516 | void load_direct_gdt(int cpu) | |
517 | { | |
518 | struct desc_ptr gdt_descr; | |
519 | ||
520 | gdt_descr.address = (long)get_cpu_gdt_rw(cpu); | |
521 | gdt_descr.size = GDT_SIZE - 1; | |
522 | load_gdt(&gdt_descr); | |
523 | } | |
524 | EXPORT_SYMBOL_GPL(load_direct_gdt); | |
525 | ||
69218e47 TG |
526 | /* Load a fixmap remapping of the per-cpu GDT */ |
527 | void load_fixmap_gdt(int cpu) | |
528 | { | |
529 | struct desc_ptr gdt_descr; | |
530 | ||
531 | gdt_descr.address = (long)get_cpu_gdt_ro(cpu); | |
532 | gdt_descr.size = GDT_SIZE - 1; | |
533 | load_gdt(&gdt_descr); | |
534 | } | |
45fc8757 | 535 | EXPORT_SYMBOL_GPL(load_fixmap_gdt); |
69218e47 | 536 | |
0f3fa48a IM |
537 | /* |
538 | * Current gdt points %fs at the "master" per-cpu area: after this, | |
539 | * it's on the real one. | |
540 | */ | |
552be871 | 541 | void switch_to_new_gdt(int cpu) |
9d31d35b | 542 | { |
45fc8757 TG |
543 | /* Load the original GDT */ |
544 | load_direct_gdt(cpu); | |
2697fbd5 | 545 | /* Reload the per-cpu base */ |
11e3a840 | 546 | load_percpu_segment(cpu); |
9d31d35b YL |
547 | } |
548 | ||
148f9bb8 | 549 | static const struct cpu_dev *cpu_devs[X86_VENDOR_NUM] = {}; |
1da177e4 | 550 | |
148f9bb8 | 551 | static void get_model_name(struct cpuinfo_x86 *c) |
1da177e4 LT |
552 | { |
553 | unsigned int *v; | |
ee098e1a | 554 | char *p, *q, *s; |
1da177e4 | 555 | |
3da99c97 | 556 | if (c->extended_cpuid_level < 0x80000004) |
1b05d60d | 557 | return; |
1da177e4 | 558 | |
0f3fa48a | 559 | v = (unsigned int *)c->x86_model_id; |
1da177e4 LT |
560 | cpuid(0x80000002, &v[0], &v[1], &v[2], &v[3]); |
561 | cpuid(0x80000003, &v[4], &v[5], &v[6], &v[7]); | |
562 | cpuid(0x80000004, &v[8], &v[9], &v[10], &v[11]); | |
563 | c->x86_model_id[48] = 0; | |
564 | ||
ee098e1a BP |
565 | /* Trim whitespace */ |
566 | p = q = s = &c->x86_model_id[0]; | |
567 | ||
568 | while (*p == ' ') | |
569 | p++; | |
570 | ||
571 | while (*p) { | |
572 | /* Note the last non-whitespace index */ | |
573 | if (!isspace(*p)) | |
574 | s = q; | |
575 | ||
576 | *q++ = *p++; | |
577 | } | |
578 | ||
579 | *(s + 1) = '\0'; | |
1da177e4 LT |
580 | } |
581 | ||
9305bd6c | 582 | void detect_num_cpu_cores(struct cpuinfo_x86 *c) |
2cc61be6 DW |
583 | { |
584 | unsigned int eax, ebx, ecx, edx; | |
585 | ||
9305bd6c | 586 | c->x86_max_cores = 1; |
2cc61be6 | 587 | if (!IS_ENABLED(CONFIG_SMP) || c->cpuid_level < 4) |
9305bd6c | 588 | return; |
2cc61be6 DW |
589 | |
590 | cpuid_count(4, 0, &eax, &ebx, &ecx, &edx); | |
591 | if (eax & 0x1f) | |
9305bd6c | 592 | c->x86_max_cores = (eax >> 26) + 1; |
2cc61be6 DW |
593 | } |
594 | ||
148f9bb8 | 595 | void cpu_detect_cache_sizes(struct cpuinfo_x86 *c) |
1da177e4 | 596 | { |
9d31d35b | 597 | unsigned int n, dummy, ebx, ecx, edx, l2size; |
1da177e4 | 598 | |
3da99c97 | 599 | n = c->extended_cpuid_level; |
1da177e4 LT |
600 | |
601 | if (n >= 0x80000005) { | |
9d31d35b | 602 | cpuid(0x80000005, &dummy, &ebx, &ecx, &edx); |
9d31d35b | 603 | c->x86_cache_size = (ecx>>24) + (edx>>24); |
140fc727 YL |
604 | #ifdef CONFIG_X86_64 |
605 | /* On K8 L1 TLB is inclusive, so don't count it */ | |
606 | c->x86_tlbsize = 0; | |
607 | #endif | |
1da177e4 LT |
608 | } |
609 | ||
610 | if (n < 0x80000006) /* Some chips just has a large L1. */ | |
611 | return; | |
612 | ||
0a488a53 | 613 | cpuid(0x80000006, &dummy, &ebx, &ecx, &edx); |
1da177e4 | 614 | l2size = ecx >> 16; |
34048c9e | 615 | |
140fc727 YL |
616 | #ifdef CONFIG_X86_64 |
617 | c->x86_tlbsize += ((ebx >> 16) & 0xfff) + (ebx & 0xfff); | |
618 | #else | |
1da177e4 | 619 | /* do processor-specific cache resizing */ |
09dc68d9 JB |
620 | if (this_cpu->legacy_cache_size) |
621 | l2size = this_cpu->legacy_cache_size(c, l2size); | |
1da177e4 LT |
622 | |
623 | /* Allow user to override all this if necessary. */ | |
624 | if (cachesize_override != -1) | |
625 | l2size = cachesize_override; | |
626 | ||
34048c9e | 627 | if (l2size == 0) |
1da177e4 | 628 | return; /* Again, no L2 cache is possible */ |
140fc727 | 629 | #endif |
1da177e4 LT |
630 | |
631 | c->x86_cache_size = l2size; | |
1da177e4 LT |
632 | } |
633 | ||
e0ba94f1 AS |
634 | u16 __read_mostly tlb_lli_4k[NR_INFO]; |
635 | u16 __read_mostly tlb_lli_2m[NR_INFO]; | |
636 | u16 __read_mostly tlb_lli_4m[NR_INFO]; | |
637 | u16 __read_mostly tlb_lld_4k[NR_INFO]; | |
638 | u16 __read_mostly tlb_lld_2m[NR_INFO]; | |
639 | u16 __read_mostly tlb_lld_4m[NR_INFO]; | |
dd360393 | 640 | u16 __read_mostly tlb_lld_1g[NR_INFO]; |
e0ba94f1 | 641 | |
f94fe119 | 642 | static void cpu_detect_tlb(struct cpuinfo_x86 *c) |
e0ba94f1 AS |
643 | { |
644 | if (this_cpu->c_detect_tlb) | |
645 | this_cpu->c_detect_tlb(c); | |
646 | ||
f94fe119 | 647 | pr_info("Last level iTLB entries: 4KB %d, 2MB %d, 4MB %d\n", |
e0ba94f1 | 648 | tlb_lli_4k[ENTRIES], tlb_lli_2m[ENTRIES], |
f94fe119 SH |
649 | tlb_lli_4m[ENTRIES]); |
650 | ||
651 | pr_info("Last level dTLB entries: 4KB %d, 2MB %d, 4MB %d, 1GB %d\n", | |
652 | tlb_lld_4k[ENTRIES], tlb_lld_2m[ENTRIES], | |
653 | tlb_lld_4m[ENTRIES], tlb_lld_1g[ENTRIES]); | |
e0ba94f1 AS |
654 | } |
655 | ||
545401f4 | 656 | int detect_ht_early(struct cpuinfo_x86 *c) |
1da177e4 | 657 | { |
c8e56d20 | 658 | #ifdef CONFIG_SMP |
0a488a53 | 659 | u32 eax, ebx, ecx, edx; |
1da177e4 | 660 | |
0a488a53 | 661 | if (!cpu_has(c, X86_FEATURE_HT)) |
545401f4 | 662 | return -1; |
1da177e4 | 663 | |
0a488a53 | 664 | if (cpu_has(c, X86_FEATURE_CMP_LEGACY)) |
545401f4 | 665 | return -1; |
1da177e4 | 666 | |
1cd78776 | 667 | if (cpu_has(c, X86_FEATURE_XTOPOLOGY)) |
545401f4 | 668 | return -1; |
1da177e4 | 669 | |
0a488a53 | 670 | cpuid(1, &eax, &ebx, &ecx, &edx); |
1da177e4 | 671 | |
9d31d35b | 672 | smp_num_siblings = (ebx & 0xff0000) >> 16; |
545401f4 | 673 | if (smp_num_siblings == 1) |
1b74dde7 | 674 | pr_info_once("CPU0: Hyper-Threading is disabled\n"); |
545401f4 TG |
675 | #endif |
676 | return 0; | |
677 | } | |
9d31d35b | 678 | |
545401f4 TG |
679 | void detect_ht(struct cpuinfo_x86 *c) |
680 | { | |
681 | #ifdef CONFIG_SMP | |
682 | int index_msb, core_bits; | |
55e6d279 | 683 | |
545401f4 | 684 | if (detect_ht_early(c) < 0) |
55e6d279 | 685 | return; |
9d31d35b | 686 | |
0f3fa48a IM |
687 | index_msb = get_count_order(smp_num_siblings); |
688 | c->phys_proc_id = apic->phys_pkg_id(c->initial_apicid, index_msb); | |
9d31d35b | 689 | |
0f3fa48a | 690 | smp_num_siblings = smp_num_siblings / c->x86_max_cores; |
9d31d35b | 691 | |
0f3fa48a | 692 | index_msb = get_count_order(smp_num_siblings); |
9d31d35b | 693 | |
0f3fa48a | 694 | core_bits = get_count_order(c->x86_max_cores); |
9d31d35b | 695 | |
0f3fa48a IM |
696 | c->cpu_core_id = apic->phys_pkg_id(c->initial_apicid, index_msb) & |
697 | ((1 << core_bits) - 1); | |
9d31d35b | 698 | #endif |
97e4db7c | 699 | } |
1da177e4 | 700 | |
148f9bb8 | 701 | static void get_cpu_vendor(struct cpuinfo_x86 *c) |
1da177e4 LT |
702 | { |
703 | char *v = c->x86_vendor_id; | |
0f3fa48a | 704 | int i; |
1da177e4 LT |
705 | |
706 | for (i = 0; i < X86_VENDOR_NUM; i++) { | |
10a434fc YL |
707 | if (!cpu_devs[i]) |
708 | break; | |
709 | ||
710 | if (!strcmp(v, cpu_devs[i]->c_ident[0]) || | |
711 | (cpu_devs[i]->c_ident[1] && | |
712 | !strcmp(v, cpu_devs[i]->c_ident[1]))) { | |
0f3fa48a | 713 | |
10a434fc YL |
714 | this_cpu = cpu_devs[i]; |
715 | c->x86_vendor = this_cpu->c_x86_vendor; | |
716 | return; | |
1da177e4 LT |
717 | } |
718 | } | |
10a434fc | 719 | |
1b74dde7 CY |
720 | pr_err_once("CPU: vendor_id '%s' unknown, using generic init.\n" \ |
721 | "CPU: Your system may be unstable.\n", v); | |
10a434fc | 722 | |
fe38d855 CE |
723 | c->x86_vendor = X86_VENDOR_UNKNOWN; |
724 | this_cpu = &default_cpu; | |
1da177e4 LT |
725 | } |
726 | ||
148f9bb8 | 727 | void cpu_detect(struct cpuinfo_x86 *c) |
1da177e4 | 728 | { |
1da177e4 | 729 | /* Get vendor name */ |
4a148513 HH |
730 | cpuid(0x00000000, (unsigned int *)&c->cpuid_level, |
731 | (unsigned int *)&c->x86_vendor_id[0], | |
732 | (unsigned int *)&c->x86_vendor_id[8], | |
733 | (unsigned int *)&c->x86_vendor_id[4]); | |
1da177e4 | 734 | |
1da177e4 | 735 | c->x86 = 4; |
9d31d35b | 736 | /* Intel-defined flags: level 0x00000001 */ |
1da177e4 LT |
737 | if (c->cpuid_level >= 0x00000001) { |
738 | u32 junk, tfms, cap0, misc; | |
0f3fa48a | 739 | |
1da177e4 | 740 | cpuid(0x00000001, &tfms, &misc, &junk, &cap0); |
99f925ce BP |
741 | c->x86 = x86_family(tfms); |
742 | c->x86_model = x86_model(tfms); | |
b399151c | 743 | c->x86_stepping = x86_stepping(tfms); |
0f3fa48a | 744 | |
d4387bd3 | 745 | if (cap0 & (1<<19)) { |
d4387bd3 | 746 | c->x86_clflush_size = ((misc >> 8) & 0xff) * 8; |
9d31d35b | 747 | c->x86_cache_alignment = c->x86_clflush_size; |
d4387bd3 | 748 | } |
1da177e4 | 749 | } |
1da177e4 | 750 | } |
3da99c97 | 751 | |
8bf1ebca AL |
752 | static void apply_forced_caps(struct cpuinfo_x86 *c) |
753 | { | |
754 | int i; | |
755 | ||
6cbd2171 | 756 | for (i = 0; i < NCAPINTS + NBUGINTS; i++) { |
8bf1ebca AL |
757 | c->x86_capability[i] &= ~cpu_caps_cleared[i]; |
758 | c->x86_capability[i] |= cpu_caps_set[i]; | |
759 | } | |
760 | } | |
761 | ||
7fcae111 DW |
762 | static void init_speculation_control(struct cpuinfo_x86 *c) |
763 | { | |
764 | /* | |
765 | * The Intel SPEC_CTRL CPUID bit implies IBRS and IBPB support, | |
766 | * and they also have a different bit for STIBP support. Also, | |
767 | * a hypervisor might have set the individual AMD bits even on | |
768 | * Intel CPUs, for finer-grained selection of what's available. | |
7fcae111 DW |
769 | */ |
770 | if (cpu_has(c, X86_FEATURE_SPEC_CTRL)) { | |
771 | set_cpu_cap(c, X86_FEATURE_IBRS); | |
772 | set_cpu_cap(c, X86_FEATURE_IBPB); | |
7eb8956a | 773 | set_cpu_cap(c, X86_FEATURE_MSR_SPEC_CTRL); |
7fcae111 | 774 | } |
e7c587da | 775 | |
7fcae111 DW |
776 | if (cpu_has(c, X86_FEATURE_INTEL_STIBP)) |
777 | set_cpu_cap(c, X86_FEATURE_STIBP); | |
e7c587da | 778 | |
bc226f07 TL |
779 | if (cpu_has(c, X86_FEATURE_SPEC_CTRL_SSBD) || |
780 | cpu_has(c, X86_FEATURE_VIRT_SSBD)) | |
52817587 TG |
781 | set_cpu_cap(c, X86_FEATURE_SSBD); |
782 | ||
7eb8956a | 783 | if (cpu_has(c, X86_FEATURE_AMD_IBRS)) { |
e7c587da | 784 | set_cpu_cap(c, X86_FEATURE_IBRS); |
7eb8956a TG |
785 | set_cpu_cap(c, X86_FEATURE_MSR_SPEC_CTRL); |
786 | } | |
e7c587da BP |
787 | |
788 | if (cpu_has(c, X86_FEATURE_AMD_IBPB)) | |
789 | set_cpu_cap(c, X86_FEATURE_IBPB); | |
790 | ||
7eb8956a | 791 | if (cpu_has(c, X86_FEATURE_AMD_STIBP)) { |
e7c587da | 792 | set_cpu_cap(c, X86_FEATURE_STIBP); |
7eb8956a TG |
793 | set_cpu_cap(c, X86_FEATURE_MSR_SPEC_CTRL); |
794 | } | |
6ac2f49e KRW |
795 | |
796 | if (cpu_has(c, X86_FEATURE_AMD_SSBD)) { | |
797 | set_cpu_cap(c, X86_FEATURE_SSBD); | |
798 | set_cpu_cap(c, X86_FEATURE_MSR_SPEC_CTRL); | |
799 | clear_cpu_cap(c, X86_FEATURE_VIRT_SSBD); | |
800 | } | |
7fcae111 DW |
801 | } |
802 | ||
148f9bb8 | 803 | void get_cpu_cap(struct cpuinfo_x86 *c) |
093af8d7 | 804 | { |
39c06df4 | 805 | u32 eax, ebx, ecx, edx; |
093af8d7 | 806 | |
3da99c97 YL |
807 | /* Intel-defined flags: level 0x00000001 */ |
808 | if (c->cpuid_level >= 0x00000001) { | |
39c06df4 | 809 | cpuid(0x00000001, &eax, &ebx, &ecx, &edx); |
0f3fa48a | 810 | |
39c06df4 BP |
811 | c->x86_capability[CPUID_1_ECX] = ecx; |
812 | c->x86_capability[CPUID_1_EDX] = edx; | |
3da99c97 | 813 | } |
093af8d7 | 814 | |
3df8d920 AL |
815 | /* Thermal and Power Management Leaf: level 0x00000006 (eax) */ |
816 | if (c->cpuid_level >= 0x00000006) | |
817 | c->x86_capability[CPUID_6_EAX] = cpuid_eax(0x00000006); | |
818 | ||
bdc802dc PA |
819 | /* Additional Intel-defined flags: level 0x00000007 */ |
820 | if (c->cpuid_level >= 0x00000007) { | |
bdc802dc | 821 | cpuid_count(0x00000007, 0, &eax, &ebx, &ecx, &edx); |
39c06df4 | 822 | c->x86_capability[CPUID_7_0_EBX] = ebx; |
dfb4a70f | 823 | c->x86_capability[CPUID_7_ECX] = ecx; |
95ca0ee8 | 824 | c->x86_capability[CPUID_7_EDX] = edx; |
bdc802dc PA |
825 | } |
826 | ||
6229ad27 FY |
827 | /* Extended state features: level 0x0000000d */ |
828 | if (c->cpuid_level >= 0x0000000d) { | |
6229ad27 FY |
829 | cpuid_count(0x0000000d, 1, &eax, &ebx, &ecx, &edx); |
830 | ||
39c06df4 | 831 | c->x86_capability[CPUID_D_1_EAX] = eax; |
6229ad27 FY |
832 | } |
833 | ||
cbc82b17 PWJ |
834 | /* Additional Intel-defined flags: level 0x0000000F */ |
835 | if (c->cpuid_level >= 0x0000000F) { | |
cbc82b17 PWJ |
836 | |
837 | /* QoS sub-leaf, EAX=0Fh, ECX=0 */ | |
838 | cpuid_count(0x0000000F, 0, &eax, &ebx, &ecx, &edx); | |
39c06df4 BP |
839 | c->x86_capability[CPUID_F_0_EDX] = edx; |
840 | ||
cbc82b17 PWJ |
841 | if (cpu_has(c, X86_FEATURE_CQM_LLC)) { |
842 | /* will be overridden if occupancy monitoring exists */ | |
843 | c->x86_cache_max_rmid = ebx; | |
844 | ||
845 | /* QoS sub-leaf, EAX=0Fh, ECX=1 */ | |
846 | cpuid_count(0x0000000F, 1, &eax, &ebx, &ecx, &edx); | |
39c06df4 BP |
847 | c->x86_capability[CPUID_F_1_EDX] = edx; |
848 | ||
33c3cc7a VS |
849 | if ((cpu_has(c, X86_FEATURE_CQM_OCCUP_LLC)) || |
850 | ((cpu_has(c, X86_FEATURE_CQM_MBM_TOTAL)) || | |
851 | (cpu_has(c, X86_FEATURE_CQM_MBM_LOCAL)))) { | |
cbc82b17 PWJ |
852 | c->x86_cache_max_rmid = ecx; |
853 | c->x86_cache_occ_scale = ebx; | |
854 | } | |
855 | } else { | |
856 | c->x86_cache_max_rmid = -1; | |
857 | c->x86_cache_occ_scale = -1; | |
858 | } | |
859 | } | |
860 | ||
3da99c97 | 861 | /* AMD-defined flags: level 0x80000001 */ |
39c06df4 BP |
862 | eax = cpuid_eax(0x80000000); |
863 | c->extended_cpuid_level = eax; | |
864 | ||
865 | if ((eax & 0xffff0000) == 0x80000000) { | |
866 | if (eax >= 0x80000001) { | |
867 | cpuid(0x80000001, &eax, &ebx, &ecx, &edx); | |
0f3fa48a | 868 | |
39c06df4 BP |
869 | c->x86_capability[CPUID_8000_0001_ECX] = ecx; |
870 | c->x86_capability[CPUID_8000_0001_EDX] = edx; | |
093af8d7 | 871 | } |
093af8d7 | 872 | } |
093af8d7 | 873 | |
71faad43 YG |
874 | if (c->extended_cpuid_level >= 0x80000007) { |
875 | cpuid(0x80000007, &eax, &ebx, &ecx, &edx); | |
876 | ||
877 | c->x86_capability[CPUID_8000_0007_EBX] = ebx; | |
878 | c->x86_power = edx; | |
879 | } | |
880 | ||
c65732e4 TG |
881 | if (c->extended_cpuid_level >= 0x80000008) { |
882 | cpuid(0x80000008, &eax, &ebx, &ecx, &edx); | |
883 | c->x86_capability[CPUID_8000_0008_EBX] = ebx; | |
884 | } | |
885 | ||
2ccd71f1 | 886 | if (c->extended_cpuid_level >= 0x8000000a) |
39c06df4 | 887 | c->x86_capability[CPUID_8000_000A_EDX] = cpuid_edx(0x8000000a); |
093af8d7 | 888 | |
1dedefd1 | 889 | init_scattered_cpuid_features(c); |
7fcae111 | 890 | init_speculation_control(c); |
60d34501 AL |
891 | |
892 | /* | |
893 | * Clear/Set all flags overridden by options, after probe. | |
894 | * This needs to happen each time we re-probe, which may happen | |
895 | * several times during CPU initialization. | |
896 | */ | |
897 | apply_forced_caps(c); | |
093af8d7 | 898 | } |
1da177e4 | 899 | |
405c018a | 900 | void get_cpu_address_sizes(struct cpuinfo_x86 *c) |
d94a155c KS |
901 | { |
902 | u32 eax, ebx, ecx, edx; | |
903 | ||
904 | if (c->extended_cpuid_level >= 0x80000008) { | |
905 | cpuid(0x80000008, &eax, &ebx, &ecx, &edx); | |
906 | ||
907 | c->x86_virt_bits = (eax >> 8) & 0xff; | |
908 | c->x86_phys_bits = eax & 0xff; | |
d94a155c KS |
909 | } |
910 | #ifdef CONFIG_X86_32 | |
911 | else if (cpu_has(c, X86_FEATURE_PAE) || cpu_has(c, X86_FEATURE_PSE36)) | |
912 | c->x86_phys_bits = 36; | |
913 | #endif | |
cc51e542 | 914 | c->x86_cache_bits = c->x86_phys_bits; |
d94a155c KS |
915 | } |
916 | ||
148f9bb8 | 917 | static void identify_cpu_without_cpuid(struct cpuinfo_x86 *c) |
aef93c8b YL |
918 | { |
919 | #ifdef CONFIG_X86_32 | |
920 | int i; | |
921 | ||
922 | /* | |
923 | * First of all, decide if this is a 486 or higher | |
924 | * It's a 486 if we can modify the AC flag | |
925 | */ | |
926 | if (flag_is_changeable_p(X86_EFLAGS_AC)) | |
927 | c->x86 = 4; | |
928 | else | |
929 | c->x86 = 3; | |
930 | ||
931 | for (i = 0; i < X86_VENDOR_NUM; i++) | |
932 | if (cpu_devs[i] && cpu_devs[i]->c_identify) { | |
933 | c->x86_vendor_id[0] = 0; | |
934 | cpu_devs[i]->c_identify(c); | |
935 | if (c->x86_vendor_id[0]) { | |
936 | get_cpu_vendor(c); | |
937 | break; | |
938 | } | |
939 | } | |
940 | #endif | |
941 | } | |
942 | ||
36ad3513 TG |
943 | #define NO_SPECULATION BIT(0) |
944 | #define NO_MELTDOWN BIT(1) | |
945 | #define NO_SSB BIT(2) | |
946 | #define NO_L1TF BIT(3) | |
ed5194c2 | 947 | #define NO_MDS BIT(4) |
e261f209 | 948 | #define MSBDS_ONLY BIT(5) |
36ad3513 TG |
949 | |
950 | #define VULNWL(_vendor, _family, _model, _whitelist) \ | |
951 | { X86_VENDOR_##_vendor, _family, _model, X86_FEATURE_ANY, _whitelist } | |
952 | ||
953 | #define VULNWL_INTEL(model, whitelist) \ | |
954 | VULNWL(INTEL, 6, INTEL_FAM6_##model, whitelist) | |
955 | ||
956 | #define VULNWL_AMD(family, whitelist) \ | |
957 | VULNWL(AMD, family, X86_MODEL_ANY, whitelist) | |
958 | ||
959 | #define VULNWL_HYGON(family, whitelist) \ | |
960 | VULNWL(HYGON, family, X86_MODEL_ANY, whitelist) | |
961 | ||
962 | static const __initconst struct x86_cpu_id cpu_vuln_whitelist[] = { | |
963 | VULNWL(ANY, 4, X86_MODEL_ANY, NO_SPECULATION), | |
964 | VULNWL(CENTAUR, 5, X86_MODEL_ANY, NO_SPECULATION), | |
965 | VULNWL(INTEL, 5, X86_MODEL_ANY, NO_SPECULATION), | |
966 | VULNWL(NSC, 5, X86_MODEL_ANY, NO_SPECULATION), | |
967 | ||
ed5194c2 | 968 | /* Intel Family 6 */ |
36ad3513 TG |
969 | VULNWL_INTEL(ATOM_SALTWELL, NO_SPECULATION), |
970 | VULNWL_INTEL(ATOM_SALTWELL_TABLET, NO_SPECULATION), | |
971 | VULNWL_INTEL(ATOM_SALTWELL_MID, NO_SPECULATION), | |
972 | VULNWL_INTEL(ATOM_BONNELL, NO_SPECULATION), | |
973 | VULNWL_INTEL(ATOM_BONNELL_MID, NO_SPECULATION), | |
974 | ||
e261f209 TG |
975 | VULNWL_INTEL(ATOM_SILVERMONT, NO_SSB | NO_L1TF | MSBDS_ONLY), |
976 | VULNWL_INTEL(ATOM_SILVERMONT_X, NO_SSB | NO_L1TF | MSBDS_ONLY), | |
977 | VULNWL_INTEL(ATOM_SILVERMONT_MID, NO_SSB | NO_L1TF | MSBDS_ONLY), | |
978 | VULNWL_INTEL(ATOM_AIRMONT, NO_SSB | NO_L1TF | MSBDS_ONLY), | |
979 | VULNWL_INTEL(XEON_PHI_KNL, NO_SSB | NO_L1TF | MSBDS_ONLY), | |
980 | VULNWL_INTEL(XEON_PHI_KNM, NO_SSB | NO_L1TF | MSBDS_ONLY), | |
36ad3513 TG |
981 | |
982 | VULNWL_INTEL(CORE_YONAH, NO_SSB), | |
983 | ||
e261f209 | 984 | VULNWL_INTEL(ATOM_AIRMONT_MID, NO_L1TF | MSBDS_ONLY), |
36ad3513 | 985 | |
ed5194c2 AK |
986 | VULNWL_INTEL(ATOM_GOLDMONT, NO_MDS | NO_L1TF), |
987 | VULNWL_INTEL(ATOM_GOLDMONT_X, NO_MDS | NO_L1TF), | |
988 | VULNWL_INTEL(ATOM_GOLDMONT_PLUS, NO_MDS | NO_L1TF), | |
989 | ||
990 | /* AMD Family 0xf - 0x12 */ | |
991 | VULNWL_AMD(0x0f, NO_MELTDOWN | NO_SSB | NO_L1TF | NO_MDS), | |
992 | VULNWL_AMD(0x10, NO_MELTDOWN | NO_SSB | NO_L1TF | NO_MDS), | |
993 | VULNWL_AMD(0x11, NO_MELTDOWN | NO_SSB | NO_L1TF | NO_MDS), | |
994 | VULNWL_AMD(0x12, NO_MELTDOWN | NO_SSB | NO_L1TF | NO_MDS), | |
36ad3513 TG |
995 | |
996 | /* FAMILY_ANY must be last, otherwise 0x0f - 0x12 matches won't work */ | |
ed5194c2 AK |
997 | VULNWL_AMD(X86_FAMILY_ANY, NO_MELTDOWN | NO_L1TF | NO_MDS), |
998 | VULNWL_HYGON(X86_FAMILY_ANY, NO_MELTDOWN | NO_L1TF | NO_MDS), | |
fec9434a DW |
999 | {} |
1000 | }; | |
1001 | ||
36ad3513 TG |
1002 | static bool __init cpu_matches(unsigned long which) |
1003 | { | |
1004 | const struct x86_cpu_id *m = x86_match_cpu(cpu_vuln_whitelist); | |
c456442c | 1005 | |
36ad3513 TG |
1006 | return m && !!(m->driver_data & which); |
1007 | } | |
17dbca11 | 1008 | |
4a28bfe3 | 1009 | static void __init cpu_set_bug_bits(struct cpuinfo_x86 *c) |
fec9434a DW |
1010 | { |
1011 | u64 ia32_cap = 0; | |
1012 | ||
36ad3513 | 1013 | if (cpu_matches(NO_SPECULATION)) |
8ecc4979 DB |
1014 | return; |
1015 | ||
1016 | setup_force_cpu_bug(X86_BUG_SPECTRE_V1); | |
1017 | setup_force_cpu_bug(X86_BUG_SPECTRE_V2); | |
1018 | ||
77243971 KRW |
1019 | if (cpu_has(c, X86_FEATURE_ARCH_CAPABILITIES)) |
1020 | rdmsrl(MSR_IA32_ARCH_CAPABILITIES, ia32_cap); | |
1021 | ||
36ad3513 | 1022 | if (!cpu_matches(NO_SSB) && !(ia32_cap & ARCH_CAP_SSB_NO) && |
24809860 | 1023 | !cpu_has(c, X86_FEATURE_AMD_SSB_NO)) |
c456442c KRW |
1024 | setup_force_cpu_bug(X86_BUG_SPEC_STORE_BYPASS); |
1025 | ||
706d5168 SP |
1026 | if (ia32_cap & ARCH_CAP_IBRS_ALL) |
1027 | setup_force_cpu_cap(X86_FEATURE_IBRS_ENHANCED); | |
1028 | ||
e261f209 | 1029 | if (!cpu_matches(NO_MDS) && !(ia32_cap & ARCH_CAP_MDS_NO)) { |
ed5194c2 | 1030 | setup_force_cpu_bug(X86_BUG_MDS); |
e261f209 TG |
1031 | if (cpu_matches(MSBDS_ONLY)) |
1032 | setup_force_cpu_bug(X86_BUG_MSBDS_ONLY); | |
1033 | } | |
ed5194c2 | 1034 | |
36ad3513 | 1035 | if (cpu_matches(NO_MELTDOWN)) |
4a28bfe3 | 1036 | return; |
fec9434a | 1037 | |
fec9434a DW |
1038 | /* Rogue Data Cache Load? No! */ |
1039 | if (ia32_cap & ARCH_CAP_RDCL_NO) | |
4a28bfe3 | 1040 | return; |
fec9434a | 1041 | |
4a28bfe3 | 1042 | setup_force_cpu_bug(X86_BUG_CPU_MELTDOWN); |
17dbca11 | 1043 | |
36ad3513 | 1044 | if (cpu_matches(NO_L1TF)) |
17dbca11 AK |
1045 | return; |
1046 | ||
1047 | setup_force_cpu_bug(X86_BUG_L1TF); | |
fec9434a DW |
1048 | } |
1049 | ||
8990cac6 PT |
1050 | /* |
1051 | * The NOPL instruction is supposed to exist on all CPUs of family >= 6; | |
1052 | * unfortunately, that's not true in practice because of early VIA | |
1053 | * chips and (more importantly) broken virtualizers that are not easy | |
1054 | * to detect. In the latter case it doesn't even *fail* reliably, so | |
1055 | * probing for it doesn't even work. Disable it completely on 32-bit | |
1056 | * unless we can find a reliable way to detect all the broken cases. | |
1057 | * Enable it explicitly on 64-bit for non-constant inputs of cpu_has(). | |
1058 | */ | |
9b3661cd | 1059 | static void detect_nopl(void) |
8990cac6 PT |
1060 | { |
1061 | #ifdef CONFIG_X86_32 | |
9b3661cd | 1062 | setup_clear_cpu_cap(X86_FEATURE_NOPL); |
8990cac6 | 1063 | #else |
9b3661cd | 1064 | setup_force_cpu_cap(X86_FEATURE_NOPL); |
8990cac6 PT |
1065 | #endif |
1066 | } | |
1067 | ||
34048c9e PC |
1068 | /* |
1069 | * Do minimum CPU detection early. | |
1070 | * Fields really needed: vendor, cpuid_level, family, model, mask, | |
1071 | * cache alignment. | |
1072 | * The others are not touched to avoid unwanted side effects. | |
1073 | * | |
a1652bb8 JD |
1074 | * WARNING: this function is only called on the boot CPU. Don't add code |
1075 | * here that is supposed to run on all CPUs. | |
34048c9e | 1076 | */ |
3da99c97 | 1077 | static void __init early_identify_cpu(struct cpuinfo_x86 *c) |
d7cd5611 | 1078 | { |
6627d242 YL |
1079 | #ifdef CONFIG_X86_64 |
1080 | c->x86_clflush_size = 64; | |
13c6c532 JB |
1081 | c->x86_phys_bits = 36; |
1082 | c->x86_virt_bits = 48; | |
6627d242 | 1083 | #else |
d4387bd3 | 1084 | c->x86_clflush_size = 32; |
13c6c532 JB |
1085 | c->x86_phys_bits = 32; |
1086 | c->x86_virt_bits = 32; | |
6627d242 | 1087 | #endif |
0a488a53 | 1088 | c->x86_cache_alignment = c->x86_clflush_size; |
d7cd5611 | 1089 | |
0e96f31e | 1090 | memset(&c->x86_capability, 0, sizeof(c->x86_capability)); |
0a488a53 | 1091 | c->extended_cpuid_level = 0; |
d7cd5611 | 1092 | |
2893cc8f MW |
1093 | if (!have_cpuid_p()) |
1094 | identify_cpu_without_cpuid(c); | |
1095 | ||
aef93c8b | 1096 | /* cyrix could have cpuid enabled via c_identify()*/ |
05fb3c19 AL |
1097 | if (have_cpuid_p()) { |
1098 | cpu_detect(c); | |
1099 | get_cpu_vendor(c); | |
1100 | get_cpu_cap(c); | |
d94a155c | 1101 | get_cpu_address_sizes(c); |
78d1b296 | 1102 | setup_force_cpu_cap(X86_FEATURE_CPUID); |
d7cd5611 | 1103 | |
05fb3c19 AL |
1104 | if (this_cpu->c_early_init) |
1105 | this_cpu->c_early_init(c); | |
12cf105c | 1106 | |
05fb3c19 AL |
1107 | c->cpu_index = 0; |
1108 | filter_cpuid_features(c, false); | |
093af8d7 | 1109 | |
05fb3c19 AL |
1110 | if (this_cpu->c_bsp_init) |
1111 | this_cpu->c_bsp_init(c); | |
78d1b296 | 1112 | } else { |
78d1b296 | 1113 | setup_clear_cpu_cap(X86_FEATURE_CPUID); |
05fb3c19 | 1114 | } |
c3b83598 BP |
1115 | |
1116 | setup_force_cpu_cap(X86_FEATURE_ALWAYS); | |
a89f040f | 1117 | |
4a28bfe3 | 1118 | cpu_set_bug_bits(c); |
99c6fa25 | 1119 | |
db52ef74 | 1120 | fpu__init_system(c); |
b8b7abae AL |
1121 | |
1122 | #ifdef CONFIG_X86_32 | |
1123 | /* | |
1124 | * Regardless of whether PCID is enumerated, the SDM says | |
1125 | * that it can't be enabled in 32-bit mode. | |
1126 | */ | |
1127 | setup_clear_cpu_cap(X86_FEATURE_PCID); | |
1128 | #endif | |
372fddf7 KS |
1129 | |
1130 | /* | |
1131 | * Later in the boot process pgtable_l5_enabled() relies on | |
1132 | * cpu_feature_enabled(X86_FEATURE_LA57). If 5-level paging is not | |
1133 | * enabled by this point we need to clear the feature bit to avoid | |
1134 | * false-positives at the later stage. | |
1135 | * | |
1136 | * pgtable_l5_enabled() can be false here for several reasons: | |
1137 | * - 5-level paging is disabled compile-time; | |
1138 | * - it's 32-bit kernel; | |
1139 | * - machine doesn't support 5-level paging; | |
1140 | * - user specified 'no5lvl' in kernel command line. | |
1141 | */ | |
1142 | if (!pgtable_l5_enabled()) | |
1143 | setup_clear_cpu_cap(X86_FEATURE_LA57); | |
8990cac6 | 1144 | |
9b3661cd | 1145 | detect_nopl(); |
d7cd5611 RR |
1146 | } |
1147 | ||
9d31d35b YL |
1148 | void __init early_cpu_init(void) |
1149 | { | |
02dde8b4 | 1150 | const struct cpu_dev *const *cdev; |
10a434fc YL |
1151 | int count = 0; |
1152 | ||
ac23f253 | 1153 | #ifdef CONFIG_PROCESSOR_SELECT |
1b74dde7 | 1154 | pr_info("KERNEL supported cpus:\n"); |
31c997ca IM |
1155 | #endif |
1156 | ||
10a434fc | 1157 | for (cdev = __x86_cpu_dev_start; cdev < __x86_cpu_dev_end; cdev++) { |
02dde8b4 | 1158 | const struct cpu_dev *cpudev = *cdev; |
9d31d35b | 1159 | |
10a434fc YL |
1160 | if (count >= X86_VENDOR_NUM) |
1161 | break; | |
1162 | cpu_devs[count] = cpudev; | |
1163 | count++; | |
1164 | ||
ac23f253 | 1165 | #ifdef CONFIG_PROCESSOR_SELECT |
31c997ca IM |
1166 | { |
1167 | unsigned int j; | |
1168 | ||
1169 | for (j = 0; j < 2; j++) { | |
1170 | if (!cpudev->c_ident[j]) | |
1171 | continue; | |
1b74dde7 | 1172 | pr_info(" %s %s\n", cpudev->c_vendor, |
31c997ca IM |
1173 | cpudev->c_ident[j]); |
1174 | } | |
10a434fc | 1175 | } |
0388423d | 1176 | #endif |
10a434fc | 1177 | } |
9d31d35b | 1178 | early_identify_cpu(&boot_cpu_data); |
d7cd5611 | 1179 | } |
093af8d7 | 1180 | |
7a5d6704 AL |
1181 | static void detect_null_seg_behavior(struct cpuinfo_x86 *c) |
1182 | { | |
1183 | #ifdef CONFIG_X86_64 | |
58a5aac5 | 1184 | /* |
7a5d6704 AL |
1185 | * Empirically, writing zero to a segment selector on AMD does |
1186 | * not clear the base, whereas writing zero to a segment | |
1187 | * selector on Intel does clear the base. Intel's behavior | |
1188 | * allows slightly faster context switches in the common case | |
1189 | * where GS is unused by the prev and next threads. | |
58a5aac5 | 1190 | * |
7a5d6704 AL |
1191 | * Since neither vendor documents this anywhere that I can see, |
1192 | * detect it directly instead of hardcoding the choice by | |
1193 | * vendor. | |
1194 | * | |
1195 | * I've designated AMD's behavior as the "bug" because it's | |
1196 | * counterintuitive and less friendly. | |
58a5aac5 | 1197 | */ |
7a5d6704 AL |
1198 | |
1199 | unsigned long old_base, tmp; | |
1200 | rdmsrl(MSR_FS_BASE, old_base); | |
1201 | wrmsrl(MSR_FS_BASE, 1); | |
1202 | loadsegment(fs, 0); | |
1203 | rdmsrl(MSR_FS_BASE, tmp); | |
1204 | if (tmp != 0) | |
1205 | set_cpu_bug(c, X86_BUG_NULL_SEG); | |
1206 | wrmsrl(MSR_FS_BASE, old_base); | |
366d4a43 | 1207 | #endif |
d7cd5611 RR |
1208 | } |
1209 | ||
148f9bb8 | 1210 | static void generic_identify(struct cpuinfo_x86 *c) |
1da177e4 | 1211 | { |
aef93c8b | 1212 | c->extended_cpuid_level = 0; |
1da177e4 | 1213 | |
3da99c97 | 1214 | if (!have_cpuid_p()) |
aef93c8b | 1215 | identify_cpu_without_cpuid(c); |
1d67953f | 1216 | |
aef93c8b | 1217 | /* cyrix could have cpuid enabled via c_identify()*/ |
a9853dd6 | 1218 | if (!have_cpuid_p()) |
aef93c8b | 1219 | return; |
1da177e4 | 1220 | |
3da99c97 | 1221 | cpu_detect(c); |
1da177e4 | 1222 | |
3da99c97 | 1223 | get_cpu_vendor(c); |
1da177e4 | 1224 | |
3da99c97 | 1225 | get_cpu_cap(c); |
1da177e4 | 1226 | |
d94a155c KS |
1227 | get_cpu_address_sizes(c); |
1228 | ||
3da99c97 YL |
1229 | if (c->cpuid_level >= 0x00000001) { |
1230 | c->initial_apicid = (cpuid_ebx(1) >> 24) & 0xFF; | |
b89d3b3e | 1231 | #ifdef CONFIG_X86_32 |
c8e56d20 | 1232 | # ifdef CONFIG_SMP |
cb8cc442 | 1233 | c->apicid = apic->phys_pkg_id(c->initial_apicid, 0); |
b89d3b3e | 1234 | # else |
3da99c97 | 1235 | c->apicid = c->initial_apicid; |
b89d3b3e YL |
1236 | # endif |
1237 | #endif | |
b89d3b3e | 1238 | c->phys_proc_id = c->initial_apicid; |
3da99c97 | 1239 | } |
1da177e4 | 1240 | |
1b05d60d | 1241 | get_model_name(c); /* Default name */ |
1da177e4 | 1242 | |
7a5d6704 | 1243 | detect_null_seg_behavior(c); |
0230bb03 AL |
1244 | |
1245 | /* | |
1246 | * ESPFIX is a strange bug. All real CPUs have it. Paravirt | |
1247 | * systems that run Linux at CPL > 0 may or may not have the | |
1248 | * issue, but, even if they have the issue, there's absolutely | |
1249 | * nothing we can do about it because we can't use the real IRET | |
1250 | * instruction. | |
1251 | * | |
1252 | * NB: For the time being, only 32-bit kernels support | |
1253 | * X86_BUG_ESPFIX as such. 64-bit kernels directly choose | |
1254 | * whether to apply espfix using paravirt hooks. If any | |
1255 | * non-paravirt system ever shows up that does *not* have the | |
1256 | * ESPFIX issue, we can change this. | |
1257 | */ | |
1258 | #ifdef CONFIG_X86_32 | |
9bad5658 | 1259 | # ifdef CONFIG_PARAVIRT_XXL |
0230bb03 AL |
1260 | do { |
1261 | extern void native_iret(void); | |
5c83511b | 1262 | if (pv_ops.cpu.iret == native_iret) |
0230bb03 AL |
1263 | set_cpu_bug(c, X86_BUG_ESPFIX); |
1264 | } while (0); | |
1265 | # else | |
1266 | set_cpu_bug(c, X86_BUG_ESPFIX); | |
1267 | # endif | |
1268 | #endif | |
1da177e4 | 1269 | } |
1da177e4 | 1270 | |
cbc82b17 PWJ |
1271 | static void x86_init_cache_qos(struct cpuinfo_x86 *c) |
1272 | { | |
1273 | /* | |
1274 | * The heavy lifting of max_rmid and cache_occ_scale are handled | |
1275 | * in get_cpu_cap(). Here we just set the max_rmid for the boot_cpu | |
1276 | * in case CQM bits really aren't there in this CPU. | |
1277 | */ | |
1278 | if (c != &boot_cpu_data) { | |
1279 | boot_cpu_data.x86_cache_max_rmid = | |
1280 | min(boot_cpu_data.x86_cache_max_rmid, | |
1281 | c->x86_cache_max_rmid); | |
1282 | } | |
1283 | } | |
1284 | ||
d49597fd | 1285 | /* |
9d85eb91 TG |
1286 | * Validate that ACPI/mptables have the same information about the |
1287 | * effective APIC id and update the package map. | |
d49597fd | 1288 | */ |
9d85eb91 | 1289 | static void validate_apic_and_package_id(struct cpuinfo_x86 *c) |
d49597fd TG |
1290 | { |
1291 | #ifdef CONFIG_SMP | |
9d85eb91 | 1292 | unsigned int apicid, cpu = smp_processor_id(); |
d49597fd TG |
1293 | |
1294 | apicid = apic->cpu_present_to_apicid(cpu); | |
d49597fd | 1295 | |
9d85eb91 TG |
1296 | if (apicid != c->apicid) { |
1297 | pr_err(FW_BUG "CPU%u: APIC id mismatch. Firmware: %x APIC: %x\n", | |
d49597fd | 1298 | cpu, apicid, c->initial_apicid); |
d49597fd | 1299 | } |
9d85eb91 | 1300 | BUG_ON(topology_update_package_map(c->phys_proc_id, cpu)); |
d49597fd TG |
1301 | #else |
1302 | c->logical_proc_id = 0; | |
1303 | #endif | |
1304 | } | |
1305 | ||
1da177e4 LT |
1306 | /* |
1307 | * This does the hard work of actually picking apart the CPU stuff... | |
1308 | */ | |
148f9bb8 | 1309 | static void identify_cpu(struct cpuinfo_x86 *c) |
1da177e4 LT |
1310 | { |
1311 | int i; | |
1312 | ||
1313 | c->loops_per_jiffy = loops_per_jiffy; | |
24dbc600 | 1314 | c->x86_cache_size = 0; |
1da177e4 | 1315 | c->x86_vendor = X86_VENDOR_UNKNOWN; |
b399151c | 1316 | c->x86_model = c->x86_stepping = 0; /* So far unknown... */ |
1da177e4 LT |
1317 | c->x86_vendor_id[0] = '\0'; /* Unset */ |
1318 | c->x86_model_id[0] = '\0'; /* Unset */ | |
94605eff | 1319 | c->x86_max_cores = 1; |
102bbe3a | 1320 | c->x86_coreid_bits = 0; |
79a8b9aa | 1321 | c->cu_id = 0xff; |
11fdd252 | 1322 | #ifdef CONFIG_X86_64 |
102bbe3a | 1323 | c->x86_clflush_size = 64; |
13c6c532 JB |
1324 | c->x86_phys_bits = 36; |
1325 | c->x86_virt_bits = 48; | |
102bbe3a YL |
1326 | #else |
1327 | c->cpuid_level = -1; /* CPUID not detected */ | |
770d132f | 1328 | c->x86_clflush_size = 32; |
13c6c532 JB |
1329 | c->x86_phys_bits = 32; |
1330 | c->x86_virt_bits = 32; | |
102bbe3a YL |
1331 | #endif |
1332 | c->x86_cache_alignment = c->x86_clflush_size; | |
0e96f31e | 1333 | memset(&c->x86_capability, 0, sizeof(c->x86_capability)); |
1da177e4 | 1334 | |
1da177e4 LT |
1335 | generic_identify(c); |
1336 | ||
3898534d | 1337 | if (this_cpu->c_identify) |
1da177e4 LT |
1338 | this_cpu->c_identify(c); |
1339 | ||
6a6256f9 | 1340 | /* Clear/Set all flags overridden by options, after probe */ |
8bf1ebca | 1341 | apply_forced_caps(c); |
2759c328 | 1342 | |
102bbe3a | 1343 | #ifdef CONFIG_X86_64 |
cb8cc442 | 1344 | c->apicid = apic->phys_pkg_id(c->initial_apicid, 0); |
102bbe3a YL |
1345 | #endif |
1346 | ||
1da177e4 LT |
1347 | /* |
1348 | * Vendor-specific initialization. In this section we | |
1349 | * canonicalize the feature flags, meaning if there are | |
1350 | * features a certain CPU supports which CPUID doesn't | |
1351 | * tell us, CPUID claiming incorrect flags, or other bugs, | |
1352 | * we handle them here. | |
1353 | * | |
1354 | * At the end of this section, c->x86_capability better | |
1355 | * indicate the features this CPU genuinely supports! | |
1356 | */ | |
1357 | if (this_cpu->c_init) | |
1358 | this_cpu->c_init(c); | |
1359 | ||
1360 | /* Disable the PN if appropriate */ | |
1361 | squash_the_stupid_serial_number(c); | |
1362 | ||
aa35f896 | 1363 | /* Set up SMEP/SMAP/UMIP */ |
b2cc2a07 PA |
1364 | setup_smep(c); |
1365 | setup_smap(c); | |
aa35f896 | 1366 | setup_umip(c); |
b2cc2a07 | 1367 | |
1da177e4 | 1368 | /* |
0f3fa48a IM |
1369 | * The vendor-specific functions might have changed features. |
1370 | * Now we do "generic changes." | |
1da177e4 LT |
1371 | */ |
1372 | ||
b38b0665 PA |
1373 | /* Filter out anything that depends on CPUID levels we don't have */ |
1374 | filter_cpuid_features(c, true); | |
1375 | ||
1da177e4 | 1376 | /* If the model name is still unset, do table lookup. */ |
34048c9e | 1377 | if (!c->x86_model_id[0]) { |
02dde8b4 | 1378 | const char *p; |
1da177e4 | 1379 | p = table_lookup_model(c); |
34048c9e | 1380 | if (p) |
1da177e4 LT |
1381 | strcpy(c->x86_model_id, p); |
1382 | else | |
1383 | /* Last resort... */ | |
1384 | sprintf(c->x86_model_id, "%02x/%02x", | |
54a20f8c | 1385 | c->x86, c->x86_model); |
1da177e4 LT |
1386 | } |
1387 | ||
102bbe3a YL |
1388 | #ifdef CONFIG_X86_64 |
1389 | detect_ht(c); | |
1390 | #endif | |
1391 | ||
49d859d7 | 1392 | x86_init_rdrand(c); |
cbc82b17 | 1393 | x86_init_cache_qos(c); |
06976945 | 1394 | setup_pku(c); |
3e0c3737 YL |
1395 | |
1396 | /* | |
6a6256f9 | 1397 | * Clear/Set all flags overridden by options, need do it |
3e0c3737 YL |
1398 | * before following smp all cpus cap AND. |
1399 | */ | |
8bf1ebca | 1400 | apply_forced_caps(c); |
3e0c3737 | 1401 | |
1da177e4 LT |
1402 | /* |
1403 | * On SMP, boot_cpu_data holds the common feature set between | |
1404 | * all CPUs; so make sure that we indicate which features are | |
1405 | * common between the CPUs. The first time this routine gets | |
1406 | * executed, c == &boot_cpu_data. | |
1407 | */ | |
34048c9e | 1408 | if (c != &boot_cpu_data) { |
1da177e4 | 1409 | /* AND the already accumulated flags with these */ |
9d31d35b | 1410 | for (i = 0; i < NCAPINTS; i++) |
1da177e4 | 1411 | boot_cpu_data.x86_capability[i] &= c->x86_capability[i]; |
65fc985b BP |
1412 | |
1413 | /* OR, i.e. replicate the bug flags */ | |
1414 | for (i = NCAPINTS; i < NCAPINTS + NBUGINTS; i++) | |
1415 | c->x86_capability[i] |= boot_cpu_data.x86_capability[i]; | |
1da177e4 LT |
1416 | } |
1417 | ||
1418 | /* Init Machine Check Exception if available. */ | |
5e09954a | 1419 | mcheck_cpu_init(c); |
30d432df AK |
1420 | |
1421 | select_idle_routine(c); | |
102bbe3a | 1422 | |
de2d9445 | 1423 | #ifdef CONFIG_NUMA |
102bbe3a YL |
1424 | numa_add_cpu(smp_processor_id()); |
1425 | #endif | |
a6c4e076 | 1426 | } |
31ab269a | 1427 | |
8b6c0ab1 IM |
1428 | /* |
1429 | * Set up the CPU state needed to execute SYSENTER/SYSEXIT instructions | |
1430 | * on 32-bit kernels: | |
1431 | */ | |
cfda7bb9 AL |
1432 | #ifdef CONFIG_X86_32 |
1433 | void enable_sep_cpu(void) | |
1434 | { | |
8b6c0ab1 IM |
1435 | struct tss_struct *tss; |
1436 | int cpu; | |
cfda7bb9 | 1437 | |
b3edfda4 BP |
1438 | if (!boot_cpu_has(X86_FEATURE_SEP)) |
1439 | return; | |
1440 | ||
8b6c0ab1 | 1441 | cpu = get_cpu(); |
c482feef | 1442 | tss = &per_cpu(cpu_tss_rw, cpu); |
8b6c0ab1 | 1443 | |
8b6c0ab1 | 1444 | /* |
cf9328cc AL |
1445 | * We cache MSR_IA32_SYSENTER_CS's value in the TSS's ss1 field -- |
1446 | * see the big comment in struct x86_hw_tss's definition. | |
8b6c0ab1 | 1447 | */ |
cfda7bb9 AL |
1448 | |
1449 | tss->x86_tss.ss1 = __KERNEL_CS; | |
8b6c0ab1 | 1450 | wrmsr(MSR_IA32_SYSENTER_CS, tss->x86_tss.ss1, 0); |
4fe2d8b1 | 1451 | wrmsr(MSR_IA32_SYSENTER_ESP, (unsigned long)(cpu_entry_stack(cpu) + 1), 0); |
4c8cd0c5 | 1452 | wrmsr(MSR_IA32_SYSENTER_EIP, (unsigned long)entry_SYSENTER_32, 0); |
8b6c0ab1 | 1453 | |
cfda7bb9 AL |
1454 | put_cpu(); |
1455 | } | |
e04d645f GC |
1456 | #endif |
1457 | ||
a6c4e076 JF |
1458 | void __init identify_boot_cpu(void) |
1459 | { | |
1460 | identify_cpu(&boot_cpu_data); | |
102bbe3a | 1461 | #ifdef CONFIG_X86_32 |
a6c4e076 | 1462 | sysenter_setup(); |
6fe940d6 | 1463 | enable_sep_cpu(); |
102bbe3a | 1464 | #endif |
5b556332 | 1465 | cpu_detect_tlb(&boot_cpu_data); |
a6c4e076 | 1466 | } |
3b520b23 | 1467 | |
148f9bb8 | 1468 | void identify_secondary_cpu(struct cpuinfo_x86 *c) |
a6c4e076 JF |
1469 | { |
1470 | BUG_ON(c == &boot_cpu_data); | |
1471 | identify_cpu(c); | |
102bbe3a | 1472 | #ifdef CONFIG_X86_32 |
a6c4e076 | 1473 | enable_sep_cpu(); |
102bbe3a | 1474 | #endif |
a6c4e076 | 1475 | mtrr_ap_init(); |
9d85eb91 | 1476 | validate_apic_and_package_id(c); |
77243971 | 1477 | x86_spec_ctrl_setup_ap(); |
1da177e4 LT |
1478 | } |
1479 | ||
191679fd AK |
1480 | static __init int setup_noclflush(char *arg) |
1481 | { | |
840d2830 | 1482 | setup_clear_cpu_cap(X86_FEATURE_CLFLUSH); |
da4aaa7d | 1483 | setup_clear_cpu_cap(X86_FEATURE_CLFLUSHOPT); |
191679fd AK |
1484 | return 1; |
1485 | } | |
1486 | __setup("noclflush", setup_noclflush); | |
1487 | ||
148f9bb8 | 1488 | void print_cpu_info(struct cpuinfo_x86 *c) |
1da177e4 | 1489 | { |
02dde8b4 | 1490 | const char *vendor = NULL; |
1da177e4 | 1491 | |
0f3fa48a | 1492 | if (c->x86_vendor < X86_VENDOR_NUM) { |
1da177e4 | 1493 | vendor = this_cpu->c_vendor; |
0f3fa48a IM |
1494 | } else { |
1495 | if (c->cpuid_level >= 0) | |
1496 | vendor = c->x86_vendor_id; | |
1497 | } | |
1da177e4 | 1498 | |
bd32a8cf | 1499 | if (vendor && !strstr(c->x86_model_id, vendor)) |
1b74dde7 | 1500 | pr_cont("%s ", vendor); |
1da177e4 | 1501 | |
9d31d35b | 1502 | if (c->x86_model_id[0]) |
1b74dde7 | 1503 | pr_cont("%s", c->x86_model_id); |
1da177e4 | 1504 | else |
1b74dde7 | 1505 | pr_cont("%d86", c->x86); |
1da177e4 | 1506 | |
1b74dde7 | 1507 | pr_cont(" (family: 0x%x, model: 0x%x", c->x86, c->x86_model); |
924e101a | 1508 | |
b399151c JZ |
1509 | if (c->x86_stepping || c->cpuid_level >= 0) |
1510 | pr_cont(", stepping: 0x%x)\n", c->x86_stepping); | |
1da177e4 | 1511 | else |
1b74dde7 | 1512 | pr_cont(")\n"); |
1da177e4 LT |
1513 | } |
1514 | ||
0c2a3913 AK |
1515 | /* |
1516 | * clearcpuid= was already parsed in fpu__init_parse_early_param. | |
1517 | * But we need to keep a dummy __setup around otherwise it would | |
1518 | * show up as an environment variable for init. | |
1519 | */ | |
1520 | static __init int setup_clearcpuid(char *arg) | |
ac72e788 | 1521 | { |
ac72e788 AK |
1522 | return 1; |
1523 | } | |
0c2a3913 | 1524 | __setup("clearcpuid=", setup_clearcpuid); |
ac72e788 | 1525 | |
d5494d4f | 1526 | #ifdef CONFIG_X86_64 |
e6401c13 AL |
1527 | DEFINE_PER_CPU_FIRST(struct fixed_percpu_data, |
1528 | fixed_percpu_data) __aligned(PAGE_SIZE) __visible; | |
1529 | EXPORT_PER_CPU_SYMBOL_GPL(fixed_percpu_data); | |
0f3fa48a | 1530 | |
bdf977b3 | 1531 | /* |
a7fcf28d AL |
1532 | * The following percpu variables are hot. Align current_task to |
1533 | * cacheline size such that they fall in the same cacheline. | |
bdf977b3 TH |
1534 | */ |
1535 | DEFINE_PER_CPU(struct task_struct *, current_task) ____cacheline_aligned = | |
1536 | &init_task; | |
1537 | EXPORT_PER_CPU_SYMBOL(current_task); | |
d5494d4f | 1538 | |
e6401c13 | 1539 | DEFINE_PER_CPU(struct irq_stack *, hardirq_stack_ptr); |
277d5b40 | 1540 | DEFINE_PER_CPU(unsigned int, irq_count) __visible = -1; |
d5494d4f | 1541 | |
c2daa3be PZ |
1542 | DEFINE_PER_CPU(int, __preempt_count) = INIT_PREEMPT_COUNT; |
1543 | EXPORT_PER_CPU_SYMBOL(__preempt_count); | |
1544 | ||
d5494d4f YL |
1545 | /* May not be marked __init: used by software suspend */ |
1546 | void syscall_init(void) | |
1da177e4 | 1547 | { |
31ac34ca | 1548 | wrmsr(MSR_STAR, 0, (__USER32_CS << 16) | __KERNEL_CS); |
bf904d27 | 1549 | wrmsrl(MSR_LSTAR, (unsigned long)entry_SYSCALL_64); |
d56fe4bf IM |
1550 | |
1551 | #ifdef CONFIG_IA32_EMULATION | |
47edb651 | 1552 | wrmsrl(MSR_CSTAR, (unsigned long)entry_SYSCALL_compat); |
a76c7f46 | 1553 | /* |
487d1edb DV |
1554 | * This only works on Intel CPUs. |
1555 | * On AMD CPUs these MSRs are 32-bit, CPU truncates MSR_IA32_SYSENTER_EIP. | |
1556 | * This does not cause SYSENTER to jump to the wrong location, because | |
1557 | * AMD doesn't allow SYSENTER in long mode (either 32- or 64-bit). | |
a76c7f46 DV |
1558 | */ |
1559 | wrmsrl_safe(MSR_IA32_SYSENTER_CS, (u64)__KERNEL_CS); | |
8e6b65a1 | 1560 | wrmsrl_safe(MSR_IA32_SYSENTER_ESP, |
1561 | (unsigned long)(cpu_entry_stack(smp_processor_id()) + 1)); | |
4c8cd0c5 | 1562 | wrmsrl_safe(MSR_IA32_SYSENTER_EIP, (u64)entry_SYSENTER_compat); |
d56fe4bf | 1563 | #else |
47edb651 | 1564 | wrmsrl(MSR_CSTAR, (unsigned long)ignore_sysret); |
6b51311c | 1565 | wrmsrl_safe(MSR_IA32_SYSENTER_CS, (u64)GDT_ENTRY_INVALID_SEG); |
d56fe4bf IM |
1566 | wrmsrl_safe(MSR_IA32_SYSENTER_ESP, 0ULL); |
1567 | wrmsrl_safe(MSR_IA32_SYSENTER_EIP, 0ULL); | |
d5494d4f | 1568 | #endif |
03ae5768 | 1569 | |
d5494d4f YL |
1570 | /* Flags to clear on syscall */ |
1571 | wrmsrl(MSR_SYSCALL_MASK, | |
63bcff2a | 1572 | X86_EFLAGS_TF|X86_EFLAGS_DF|X86_EFLAGS_IF| |
8c7aa698 | 1573 | X86_EFLAGS_IOPL|X86_EFLAGS_AC|X86_EFLAGS_NT); |
1da177e4 | 1574 | } |
62111195 | 1575 | |
42181186 | 1576 | DEFINE_PER_CPU(int, debug_stack_usage); |
629f4f9d | 1577 | DEFINE_PER_CPU(u32, debug_idt_ctr); |
f8988175 | 1578 | |
228bdaa9 SR |
1579 | void debug_stack_set_zero(void) |
1580 | { | |
629f4f9d SA |
1581 | this_cpu_inc(debug_idt_ctr); |
1582 | load_current_idt(); | |
228bdaa9 | 1583 | } |
0f46efeb | 1584 | NOKPROBE_SYMBOL(debug_stack_set_zero); |
228bdaa9 SR |
1585 | |
1586 | void debug_stack_reset(void) | |
1587 | { | |
629f4f9d | 1588 | if (WARN_ON(!this_cpu_read(debug_idt_ctr))) |
f8988175 | 1589 | return; |
629f4f9d SA |
1590 | if (this_cpu_dec_return(debug_idt_ctr) == 0) |
1591 | load_current_idt(); | |
228bdaa9 | 1592 | } |
0f46efeb | 1593 | NOKPROBE_SYMBOL(debug_stack_reset); |
228bdaa9 | 1594 | |
0f3fa48a | 1595 | #else /* CONFIG_X86_64 */ |
d5494d4f | 1596 | |
bdf977b3 TH |
1597 | DEFINE_PER_CPU(struct task_struct *, current_task) = &init_task; |
1598 | EXPORT_PER_CPU_SYMBOL(current_task); | |
c2daa3be PZ |
1599 | DEFINE_PER_CPU(int, __preempt_count) = INIT_PREEMPT_COUNT; |
1600 | EXPORT_PER_CPU_SYMBOL(__preempt_count); | |
bdf977b3 | 1601 | |
a7fcf28d AL |
1602 | /* |
1603 | * On x86_32, vm86 modifies tss.sp0, so sp0 isn't a reliable way to find | |
1604 | * the top of the kernel stack. Use an extra percpu variable to track the | |
1605 | * top of the kernel stack directly. | |
1606 | */ | |
1607 | DEFINE_PER_CPU(unsigned long, cpu_current_top_of_stack) = | |
1608 | (unsigned long)&init_thread_union + THREAD_SIZE; | |
1609 | EXPORT_PER_CPU_SYMBOL(cpu_current_top_of_stack); | |
1610 | ||
050e9baa | 1611 | #ifdef CONFIG_STACKPROTECTOR |
53f82452 | 1612 | DEFINE_PER_CPU_ALIGNED(struct stack_canary, stack_canary); |
60a5317f | 1613 | #endif |
d5494d4f | 1614 | |
0f3fa48a | 1615 | #endif /* CONFIG_X86_64 */ |
c5413fbe | 1616 | |
9766cdbc JSR |
1617 | /* |
1618 | * Clear all 6 debug registers: | |
1619 | */ | |
1620 | static void clear_all_debug_regs(void) | |
1621 | { | |
1622 | int i; | |
1623 | ||
1624 | for (i = 0; i < 8; i++) { | |
1625 | /* Ignore db4, db5 */ | |
1626 | if ((i == 4) || (i == 5)) | |
1627 | continue; | |
1628 | ||
1629 | set_debugreg(0, i); | |
1630 | } | |
1631 | } | |
c5413fbe | 1632 | |
0bb9fef9 JW |
1633 | #ifdef CONFIG_KGDB |
1634 | /* | |
1635 | * Restore debug regs if using kgdbwait and you have a kernel debugger | |
1636 | * connection established. | |
1637 | */ | |
1638 | static void dbg_restore_debug_regs(void) | |
1639 | { | |
1640 | if (unlikely(kgdb_connected && arch_kgdb_ops.correct_hw_break)) | |
1641 | arch_kgdb_ops.correct_hw_break(); | |
1642 | } | |
1643 | #else /* ! CONFIG_KGDB */ | |
1644 | #define dbg_restore_debug_regs() | |
1645 | #endif /* ! CONFIG_KGDB */ | |
1646 | ||
ce4b1b16 IM |
1647 | static void wait_for_master_cpu(int cpu) |
1648 | { | |
1649 | #ifdef CONFIG_SMP | |
1650 | /* | |
1651 | * wait for ACK from master CPU before continuing | |
1652 | * with AP initialization | |
1653 | */ | |
1654 | WARN_ON(cpumask_test_and_set_cpu(cpu, cpu_initialized_mask)); | |
1655 | while (!cpumask_test_cpu(cpu, cpu_callout_mask)) | |
1656 | cpu_relax(); | |
1657 | #endif | |
1658 | } | |
1659 | ||
b2e2ba57 CB |
1660 | #ifdef CONFIG_X86_64 |
1661 | static void setup_getcpu(int cpu) | |
1662 | { | |
22245bdf | 1663 | unsigned long cpudata = vdso_encode_cpunode(cpu, early_cpu_to_node(cpu)); |
b2e2ba57 CB |
1664 | struct desc_struct d = { }; |
1665 | ||
67e87d43 | 1666 | if (boot_cpu_has(X86_FEATURE_RDTSCP)) |
b2e2ba57 CB |
1667 | write_rdtscp_aux(cpudata); |
1668 | ||
1669 | /* Store CPU and node number in limit. */ | |
1670 | d.limit0 = cpudata; | |
1671 | d.limit1 = cpudata >> 16; | |
1672 | ||
1673 | d.type = 5; /* RO data, expand down, accessed */ | |
1674 | d.dpl = 3; /* Visible to user code */ | |
1675 | d.s = 1; /* Not a system segment */ | |
1676 | d.p = 1; /* Present */ | |
1677 | d.d = 1; /* 32-bit */ | |
1678 | ||
22245bdf | 1679 | write_gdt_entry(get_cpu_gdt_rw(cpu), GDT_ENTRY_CPUNODE, &d, DESCTYPE_S); |
b2e2ba57 CB |
1680 | } |
1681 | #endif | |
1682 | ||
d2cbcc49 RR |
1683 | /* |
1684 | * cpu_init() initializes state that is per-CPU. Some data is already | |
1685 | * initialized (naturally) in the bootstrap process, such as the GDT | |
1686 | * and IDT. We reload them nevertheless, this function acts as a | |
1687 | * 'CPU state barrier', nothing should get across. | |
1688 | */ | |
1ba76586 | 1689 | #ifdef CONFIG_X86_64 |
0f3fa48a | 1690 | |
148f9bb8 | 1691 | void cpu_init(void) |
1ba76586 | 1692 | { |
f6ef7322 | 1693 | int cpu = raw_smp_processor_id(); |
1ba76586 | 1694 | struct task_struct *me; |
0f3fa48a | 1695 | struct tss_struct *t; |
1ba76586 YL |
1696 | int i; |
1697 | ||
ce4b1b16 IM |
1698 | wait_for_master_cpu(cpu); |
1699 | ||
1e02ce4c AL |
1700 | /* |
1701 | * Initialize the CR4 shadow before doing anything that could | |
1702 | * try to read it. | |
1703 | */ | |
1704 | cr4_init_shadow(); | |
1705 | ||
777284b6 BP |
1706 | if (cpu) |
1707 | load_ucode_ap(); | |
e6ebf5de | 1708 | |
c482feef | 1709 | t = &per_cpu(cpu_tss_rw, cpu); |
0f3fa48a | 1710 | |
e7a22c1e | 1711 | #ifdef CONFIG_NUMA |
27fd185f | 1712 | if (this_cpu_read(numa_node) == 0 && |
e534c7c5 LS |
1713 | early_cpu_to_node(cpu) != NUMA_NO_NODE) |
1714 | set_numa_node(early_cpu_to_node(cpu)); | |
e7a22c1e | 1715 | #endif |
b2e2ba57 | 1716 | setup_getcpu(cpu); |
1ba76586 YL |
1717 | |
1718 | me = current; | |
1719 | ||
2eaad1fd | 1720 | pr_debug("Initializing CPU#%d\n", cpu); |
1ba76586 | 1721 | |
375074cc | 1722 | cr4_clear_bits(X86_CR4_VME|X86_CR4_PVI|X86_CR4_TSD|X86_CR4_DE); |
1ba76586 YL |
1723 | |
1724 | /* | |
1725 | * Initialize the per-CPU GDT with the boot GDT, | |
1726 | * and set up the GDT descriptor: | |
1727 | */ | |
1728 | ||
552be871 | 1729 | switch_to_new_gdt(cpu); |
2697fbd5 BG |
1730 | loadsegment(fs, 0); |
1731 | ||
cf910e83 | 1732 | load_current_idt(); |
1ba76586 YL |
1733 | |
1734 | memset(me->thread.tls_array, 0, GDT_ENTRY_TLS_ENTRIES * 8); | |
1735 | syscall_init(); | |
1736 | ||
1737 | wrmsrl(MSR_FS_BASE, 0); | |
1738 | wrmsrl(MSR_KERNEL_GS_BASE, 0); | |
1739 | barrier(); | |
1740 | ||
4763ed4d | 1741 | x86_configure_nx(); |
659006bf | 1742 | x2apic_setup(); |
1ba76586 YL |
1743 | |
1744 | /* | |
1745 | * set up and load the per-CPU TSS | |
1746 | */ | |
f6ef7322 | 1747 | if (!t->x86_tss.ist[0]) { |
32074269 TG |
1748 | t->x86_tss.ist[IST_INDEX_DF] = __this_cpu_ist_top_va(DF); |
1749 | t->x86_tss.ist[IST_INDEX_NMI] = __this_cpu_ist_top_va(NMI); | |
1750 | t->x86_tss.ist[IST_INDEX_DB] = __this_cpu_ist_top_va(DB); | |
1751 | t->x86_tss.ist[IST_INDEX_MCE] = __this_cpu_ist_top_va(MCE); | |
1ba76586 YL |
1752 | } |
1753 | ||
7fb983b4 | 1754 | t->x86_tss.io_bitmap_base = IO_BITMAP_OFFSET; |
0f3fa48a | 1755 | |
1ba76586 YL |
1756 | /* |
1757 | * <= is required because the CPU will access up to | |
1758 | * 8 bits beyond the end of the IO permission bitmap. | |
1759 | */ | |
1760 | for (i = 0; i <= IO_BITMAP_LONGS; i++) | |
1761 | t->io_bitmap[i] = ~0UL; | |
1762 | ||
f1f10076 | 1763 | mmgrab(&init_mm); |
1ba76586 | 1764 | me->active_mm = &init_mm; |
8c5dfd25 | 1765 | BUG_ON(me->mm); |
72c0098d | 1766 | initialize_tlbstate_and_flush(); |
1ba76586 YL |
1767 | enter_lazy_tlb(&init_mm, me); |
1768 | ||
20bb8344 | 1769 | /* |
7f2590a1 AL |
1770 | * Initialize the TSS. sp0 points to the entry trampoline stack |
1771 | * regardless of what task is running. | |
20bb8344 | 1772 | */ |
72f5e08d | 1773 | set_tss_desc(cpu, &get_cpu_entry_area(cpu)->tss.x86_tss); |
1ba76586 | 1774 | load_TR_desc(); |
4fe2d8b1 | 1775 | load_sp0((unsigned long)(cpu_entry_stack(cpu) + 1)); |
20bb8344 | 1776 | |
37868fe1 | 1777 | load_mm_ldt(&init_mm); |
1ba76586 | 1778 | |
0bb9fef9 JW |
1779 | clear_all_debug_regs(); |
1780 | dbg_restore_debug_regs(); | |
1ba76586 | 1781 | |
21c4cd10 | 1782 | fpu__init_cpu(); |
1ba76586 | 1783 | |
1ba76586 YL |
1784 | if (is_uv_system()) |
1785 | uv_cpu_init(); | |
69218e47 | 1786 | |
69218e47 | 1787 | load_fixmap_gdt(cpu); |
1ba76586 YL |
1788 | } |
1789 | ||
1790 | #else | |
1791 | ||
148f9bb8 | 1792 | void cpu_init(void) |
9ee79a3d | 1793 | { |
d2cbcc49 RR |
1794 | int cpu = smp_processor_id(); |
1795 | struct task_struct *curr = current; | |
c482feef | 1796 | struct tss_struct *t = &per_cpu(cpu_tss_rw, cpu); |
62111195 | 1797 | |
ce4b1b16 | 1798 | wait_for_master_cpu(cpu); |
e6ebf5de | 1799 | |
5b2bdbc8 SR |
1800 | /* |
1801 | * Initialize the CR4 shadow before doing anything that could | |
1802 | * try to read it. | |
1803 | */ | |
1804 | cr4_init_shadow(); | |
1805 | ||
ce4b1b16 | 1806 | show_ucode_info_early(); |
62111195 | 1807 | |
1b74dde7 | 1808 | pr_info("Initializing CPU#%d\n", cpu); |
62111195 | 1809 | |
362f924b | 1810 | if (cpu_feature_enabled(X86_FEATURE_VME) || |
59e21e3d | 1811 | boot_cpu_has(X86_FEATURE_TSC) || |
362f924b | 1812 | boot_cpu_has(X86_FEATURE_DE)) |
375074cc | 1813 | cr4_clear_bits(X86_CR4_VME|X86_CR4_PVI|X86_CR4_TSD|X86_CR4_DE); |
62111195 | 1814 | |
cf910e83 | 1815 | load_current_idt(); |
552be871 | 1816 | switch_to_new_gdt(cpu); |
1da177e4 | 1817 | |
1da177e4 LT |
1818 | /* |
1819 | * Set up and load the per-CPU TSS and LDT | |
1820 | */ | |
f1f10076 | 1821 | mmgrab(&init_mm); |
62111195 | 1822 | curr->active_mm = &init_mm; |
8c5dfd25 | 1823 | BUG_ON(curr->mm); |
72c0098d | 1824 | initialize_tlbstate_and_flush(); |
62111195 | 1825 | enter_lazy_tlb(&init_mm, curr); |
1da177e4 | 1826 | |
20bb8344 | 1827 | /* |
45d7b255 JR |
1828 | * Initialize the TSS. sp0 points to the entry trampoline stack |
1829 | * regardless of what task is running. | |
20bb8344 | 1830 | */ |
72f5e08d | 1831 | set_tss_desc(cpu, &get_cpu_entry_area(cpu)->tss.x86_tss); |
1da177e4 | 1832 | load_TR_desc(); |
45d7b255 | 1833 | load_sp0((unsigned long)(cpu_entry_stack(cpu) + 1)); |
20bb8344 | 1834 | |
37868fe1 | 1835 | load_mm_ldt(&init_mm); |
1da177e4 | 1836 | |
7fb983b4 | 1837 | t->x86_tss.io_bitmap_base = IO_BITMAP_OFFSET; |
f9a196b8 | 1838 | |
22c4e308 | 1839 | #ifdef CONFIG_DOUBLEFAULT |
1da177e4 LT |
1840 | /* Set up doublefault TSS pointer in the GDT */ |
1841 | __set_tss_desc(cpu, GDT_ENTRY_DOUBLEFAULT_TSS, &doublefault_tss); | |
22c4e308 | 1842 | #endif |
1da177e4 | 1843 | |
9766cdbc | 1844 | clear_all_debug_regs(); |
0bb9fef9 | 1845 | dbg_restore_debug_regs(); |
1da177e4 | 1846 | |
21c4cd10 | 1847 | fpu__init_cpu(); |
69218e47 | 1848 | |
69218e47 | 1849 | load_fixmap_gdt(cpu); |
1da177e4 | 1850 | } |
1ba76586 | 1851 | #endif |
5700f743 | 1852 | |
1008c52c BP |
1853 | /* |
1854 | * The microcode loader calls this upon late microcode load to recheck features, | |
1855 | * only when microcode has been updated. Caller holds microcode_mutex and CPU | |
1856 | * hotplug lock. | |
1857 | */ | |
1858 | void microcode_check(void) | |
1859 | { | |
42ca8082 BP |
1860 | struct cpuinfo_x86 info; |
1861 | ||
1008c52c | 1862 | perf_check_microcode(); |
42ca8082 BP |
1863 | |
1864 | /* Reload CPUID max function as it might've changed. */ | |
1865 | info.cpuid_level = cpuid_eax(0); | |
1866 | ||
1867 | /* | |
1868 | * Copy all capability leafs to pick up the synthetic ones so that | |
1869 | * memcmp() below doesn't fail on that. The ones coming from CPUID will | |
1870 | * get overwritten in get_cpu_cap(). | |
1871 | */ | |
1872 | memcpy(&info.x86_capability, &boot_cpu_data.x86_capability, sizeof(info.x86_capability)); | |
1873 | ||
1874 | get_cpu_cap(&info); | |
1875 | ||
1876 | if (!memcmp(&info.x86_capability, &boot_cpu_data.x86_capability, sizeof(info.x86_capability))) | |
1877 | return; | |
1878 | ||
1879 | pr_warn("x86/CPU: CPU features have changed after loading microcode, but might not take effect.\n"); | |
1880 | pr_warn("x86/CPU: Please consider either early loading through initrd/built-in or a potential BIOS update.\n"); | |
1008c52c | 1881 | } |