]>
Commit | Line | Data |
---|---|---|
1da177e4 | 1 | #include <linux/init.h> |
f0fc4aff YL |
2 | #include <linux/kernel.h> |
3 | #include <linux/sched.h> | |
1da177e4 | 4 | #include <linux/string.h> |
f0fc4aff YL |
5 | #include <linux/bootmem.h> |
6 | #include <linux/bitops.h> | |
7 | #include <linux/module.h> | |
8 | #include <linux/kgdb.h> | |
9 | #include <linux/topology.h> | |
1da177e4 LT |
10 | #include <linux/delay.h> |
11 | #include <linux/smp.h> | |
1da177e4 | 12 | #include <linux/percpu.h> |
1da177e4 LT |
13 | #include <asm/i387.h> |
14 | #include <asm/msr.h> | |
15 | #include <asm/io.h> | |
f0fc4aff | 16 | #include <asm/linkage.h> |
1da177e4 | 17 | #include <asm/mmu_context.h> |
27b07da7 | 18 | #include <asm/mtrr.h> |
a03a3e28 | 19 | #include <asm/mce.h> |
8d4a4300 | 20 | #include <asm/pat.h> |
b6734c35 | 21 | #include <asm/asm.h> |
f0fc4aff | 22 | #include <asm/numa.h> |
b342797c | 23 | #include <asm/smp.h> |
f472cdba | 24 | #include <asm/cpu.h> |
06879033 | 25 | #include <asm/cpumask.h> |
1da177e4 LT |
26 | #ifdef CONFIG_X86_LOCAL_APIC |
27 | #include <asm/mpspec.h> | |
28 | #include <asm/apic.h> | |
29 | #include <mach_apic.h> | |
f0fc4aff | 30 | #include <asm/genapic.h> |
1da177e4 LT |
31 | #endif |
32 | ||
f0fc4aff YL |
33 | #include <asm/pda.h> |
34 | #include <asm/pgtable.h> | |
35 | #include <asm/processor.h> | |
36 | #include <asm/desc.h> | |
37 | #include <asm/atomic.h> | |
38 | #include <asm/proto.h> | |
39 | #include <asm/sections.h> | |
40 | #include <asm/setup.h> | |
88b094fb | 41 | #include <asm/hypervisor.h> |
f0fc4aff | 42 | |
1da177e4 LT |
43 | #include "cpu.h" |
44 | ||
c2d1cec1 MT |
45 | #ifdef CONFIG_X86_64 |
46 | ||
47 | /* all of these masks are initialized in setup_cpu_local_masks() */ | |
48 | cpumask_var_t cpu_callin_mask; | |
49 | cpumask_var_t cpu_callout_mask; | |
50 | cpumask_var_t cpu_initialized_mask; | |
51 | ||
52 | /* representing cpus for which sibling maps can be computed */ | |
53 | cpumask_var_t cpu_sibling_setup_mask; | |
54 | ||
55 | #else /* CONFIG_X86_32 */ | |
56 | ||
57 | cpumask_t cpu_callin_map; | |
58 | cpumask_t cpu_callout_map; | |
59 | cpumask_t cpu_initialized; | |
60 | cpumask_t cpu_sibling_setup_map; | |
61 | ||
62 | #endif /* CONFIG_X86_32 */ | |
63 | ||
64 | ||
0a488a53 YL |
65 | static struct cpu_dev *this_cpu __cpuinitdata; |
66 | ||
950ad7ff YL |
67 | #ifdef CONFIG_X86_64 |
68 | /* We need valid kernel segments for data and code in long mode too | |
69 | * IRET will check the segment types kkeil 2000/10/28 | |
70 | * Also sysret mandates a special GDT layout | |
71 | */ | |
72 | /* The TLS descriptors are currently at a different place compared to i386. | |
73 | Hopefully nobody expects them at a fixed place (Wine?) */ | |
7a61d35d | 74 | DEFINE_PER_CPU(struct gdt_page, gdt_page) = { .gdt = { |
950ad7ff YL |
75 | [GDT_ENTRY_KERNEL32_CS] = { { { 0x0000ffff, 0x00cf9b00 } } }, |
76 | [GDT_ENTRY_KERNEL_CS] = { { { 0x0000ffff, 0x00af9b00 } } }, | |
77 | [GDT_ENTRY_KERNEL_DS] = { { { 0x0000ffff, 0x00cf9300 } } }, | |
78 | [GDT_ENTRY_DEFAULT_USER32_CS] = { { { 0x0000ffff, 0x00cffb00 } } }, | |
79 | [GDT_ENTRY_DEFAULT_USER_DS] = { { { 0x0000ffff, 0x00cff300 } } }, | |
80 | [GDT_ENTRY_DEFAULT_USER_CS] = { { { 0x0000ffff, 0x00affb00 } } }, | |
81 | } }; | |
82 | #else | |
63cc8c75 | 83 | DEFINE_PER_CPU_PAGE_ALIGNED(struct gdt_page, gdt_page) = { .gdt = { |
6842ef0e GOC |
84 | [GDT_ENTRY_KERNEL_CS] = { { { 0x0000ffff, 0x00cf9a00 } } }, |
85 | [GDT_ENTRY_KERNEL_DS] = { { { 0x0000ffff, 0x00cf9200 } } }, | |
86 | [GDT_ENTRY_DEFAULT_USER_CS] = { { { 0x0000ffff, 0x00cffa00 } } }, | |
87 | [GDT_ENTRY_DEFAULT_USER_DS] = { { { 0x0000ffff, 0x00cff200 } } }, | |
bf504672 RR |
88 | /* |
89 | * Segments used for calling PnP BIOS have byte granularity. | |
90 | * They code segments and data segments have fixed 64k limits, | |
91 | * the transfer segment sizes are set at run time. | |
92 | */ | |
6842ef0e GOC |
93 | /* 32-bit code */ |
94 | [GDT_ENTRY_PNPBIOS_CS32] = { { { 0x0000ffff, 0x00409a00 } } }, | |
95 | /* 16-bit code */ | |
96 | [GDT_ENTRY_PNPBIOS_CS16] = { { { 0x0000ffff, 0x00009a00 } } }, | |
97 | /* 16-bit data */ | |
98 | [GDT_ENTRY_PNPBIOS_DS] = { { { 0x0000ffff, 0x00009200 } } }, | |
99 | /* 16-bit data */ | |
100 | [GDT_ENTRY_PNPBIOS_TS1] = { { { 0x00000000, 0x00009200 } } }, | |
101 | /* 16-bit data */ | |
102 | [GDT_ENTRY_PNPBIOS_TS2] = { { { 0x00000000, 0x00009200 } } }, | |
bf504672 RR |
103 | /* |
104 | * The APM segments have byte granularity and their bases | |
105 | * are set at run time. All have 64k limits. | |
106 | */ | |
6842ef0e GOC |
107 | /* 32-bit code */ |
108 | [GDT_ENTRY_APMBIOS_BASE] = { { { 0x0000ffff, 0x00409a00 } } }, | |
bf504672 | 109 | /* 16-bit code */ |
6842ef0e GOC |
110 | [GDT_ENTRY_APMBIOS_BASE+1] = { { { 0x0000ffff, 0x00009a00 } } }, |
111 | /* data */ | |
112 | [GDT_ENTRY_APMBIOS_BASE+2] = { { { 0x0000ffff, 0x00409200 } } }, | |
bf504672 | 113 | |
6842ef0e GOC |
114 | [GDT_ENTRY_ESPFIX_SS] = { { { 0x00000000, 0x00c09200 } } }, |
115 | [GDT_ENTRY_PERCPU] = { { { 0x00000000, 0x00000000 } } }, | |
7a61d35d | 116 | } }; |
950ad7ff | 117 | #endif |
7a61d35d | 118 | EXPORT_PER_CPU_SYMBOL_GPL(gdt_page); |
ae1ee11b | 119 | |
ba51dced | 120 | #ifdef CONFIG_X86_32 |
3bc9b76b | 121 | static int cachesize_override __cpuinitdata = -1; |
3bc9b76b | 122 | static int disable_x86_serial_nr __cpuinitdata = 1; |
1da177e4 | 123 | |
0a488a53 YL |
124 | static int __init cachesize_setup(char *str) |
125 | { | |
126 | get_option(&str, &cachesize_override); | |
127 | return 1; | |
128 | } | |
129 | __setup("cachesize=", cachesize_setup); | |
130 | ||
0a488a53 YL |
131 | static int __init x86_fxsr_setup(char *s) |
132 | { | |
133 | setup_clear_cpu_cap(X86_FEATURE_FXSR); | |
134 | setup_clear_cpu_cap(X86_FEATURE_XMM); | |
135 | return 1; | |
136 | } | |
137 | __setup("nofxsr", x86_fxsr_setup); | |
138 | ||
139 | static int __init x86_sep_setup(char *s) | |
140 | { | |
141 | setup_clear_cpu_cap(X86_FEATURE_SEP); | |
142 | return 1; | |
143 | } | |
144 | __setup("nosep", x86_sep_setup); | |
145 | ||
146 | /* Standard macro to see if a specific flag is changeable */ | |
147 | static inline int flag_is_changeable_p(u32 flag) | |
148 | { | |
149 | u32 f1, f2; | |
150 | ||
94f6bac1 KH |
151 | /* |
152 | * Cyrix and IDT cpus allow disabling of CPUID | |
153 | * so the code below may return different results | |
154 | * when it is executed before and after enabling | |
155 | * the CPUID. Add "volatile" to not allow gcc to | |
156 | * optimize the subsequent calls to this function. | |
157 | */ | |
158 | asm volatile ("pushfl\n\t" | |
159 | "pushfl\n\t" | |
160 | "popl %0\n\t" | |
161 | "movl %0,%1\n\t" | |
162 | "xorl %2,%0\n\t" | |
163 | "pushl %0\n\t" | |
164 | "popfl\n\t" | |
165 | "pushfl\n\t" | |
166 | "popl %0\n\t" | |
167 | "popfl\n\t" | |
168 | : "=&r" (f1), "=&r" (f2) | |
169 | : "ir" (flag)); | |
0a488a53 YL |
170 | |
171 | return ((f1^f2) & flag) != 0; | |
172 | } | |
173 | ||
174 | /* Probe for the CPUID instruction */ | |
175 | static int __cpuinit have_cpuid_p(void) | |
176 | { | |
177 | return flag_is_changeable_p(X86_EFLAGS_ID); | |
178 | } | |
179 | ||
180 | static void __cpuinit squash_the_stupid_serial_number(struct cpuinfo_x86 *c) | |
181 | { | |
182 | if (cpu_has(c, X86_FEATURE_PN) && disable_x86_serial_nr) { | |
183 | /* Disable processor serial number */ | |
184 | unsigned long lo, hi; | |
185 | rdmsr(MSR_IA32_BBL_CR_CTL, lo, hi); | |
186 | lo |= 0x200000; | |
187 | wrmsr(MSR_IA32_BBL_CR_CTL, lo, hi); | |
188 | printk(KERN_NOTICE "CPU serial number disabled.\n"); | |
189 | clear_cpu_cap(c, X86_FEATURE_PN); | |
190 | ||
191 | /* Disabling the serial number may affect the cpuid level */ | |
192 | c->cpuid_level = cpuid_eax(0); | |
193 | } | |
194 | } | |
195 | ||
196 | static int __init x86_serial_nr_setup(char *s) | |
197 | { | |
198 | disable_x86_serial_nr = 0; | |
199 | return 1; | |
200 | } | |
201 | __setup("serialnumber", x86_serial_nr_setup); | |
ba51dced | 202 | #else |
102bbe3a YL |
203 | static inline int flag_is_changeable_p(u32 flag) |
204 | { | |
205 | return 1; | |
206 | } | |
ba51dced YL |
207 | /* Probe for the CPUID instruction */ |
208 | static inline int have_cpuid_p(void) | |
209 | { | |
210 | return 1; | |
211 | } | |
102bbe3a YL |
212 | static inline void squash_the_stupid_serial_number(struct cpuinfo_x86 *c) |
213 | { | |
214 | } | |
ba51dced | 215 | #endif |
0a488a53 | 216 | |
102bbe3a YL |
217 | /* |
218 | * Naming convention should be: <Name> [(<Codename>)] | |
219 | * This table only is used unless init_<vendor>() below doesn't set it; | |
220 | * in particular, if CPUID levels 0x80000002..4 are supported, this isn't used | |
221 | * | |
222 | */ | |
223 | ||
224 | /* Look up CPU names by table lookup. */ | |
225 | static char __cpuinit *table_lookup_model(struct cpuinfo_x86 *c) | |
226 | { | |
227 | struct cpu_model_info *info; | |
228 | ||
229 | if (c->x86_model >= 16) | |
230 | return NULL; /* Range check */ | |
231 | ||
232 | if (!this_cpu) | |
233 | return NULL; | |
234 | ||
235 | info = this_cpu->c_models; | |
236 | ||
237 | while (info && info->family) { | |
238 | if (info->family == c->x86) | |
239 | return info->model_names[c->x86_model]; | |
240 | info++; | |
241 | } | |
242 | return NULL; /* Not found */ | |
243 | } | |
244 | ||
7d851c8d AK |
245 | __u32 cleared_cpu_caps[NCAPINTS] __cpuinitdata; |
246 | ||
9d31d35b YL |
247 | /* Current gdt points %fs at the "master" per-cpu area: after this, |
248 | * it's on the real one. */ | |
249 | void switch_to_new_gdt(void) | |
250 | { | |
251 | struct desc_ptr gdt_descr; | |
252 | ||
253 | gdt_descr.address = (long)get_cpu_gdt_table(smp_processor_id()); | |
254 | gdt_descr.size = GDT_SIZE - 1; | |
255 | load_gdt(&gdt_descr); | |
fab334c1 | 256 | #ifdef CONFIG_X86_32 |
9d31d35b | 257 | asm("mov %0, %%fs" : : "r" (__KERNEL_PERCPU) : "memory"); |
fab334c1 | 258 | #endif |
9d31d35b YL |
259 | } |
260 | ||
10a434fc | 261 | static struct cpu_dev *cpu_devs[X86_VENDOR_NUM] = {}; |
1da177e4 | 262 | |
34048c9e | 263 | static void __cpuinit default_init(struct cpuinfo_x86 *c) |
1da177e4 | 264 | { |
b9e67f00 YL |
265 | #ifdef CONFIG_X86_64 |
266 | display_cacheinfo(c); | |
267 | #else | |
1da177e4 LT |
268 | /* Not much we can do here... */ |
269 | /* Check if at least it has cpuid */ | |
270 | if (c->cpuid_level == -1) { | |
271 | /* No cpuid. It must be an ancient CPU */ | |
272 | if (c->x86 == 4) | |
273 | strcpy(c->x86_model_id, "486"); | |
274 | else if (c->x86 == 3) | |
275 | strcpy(c->x86_model_id, "386"); | |
276 | } | |
b9e67f00 | 277 | #endif |
1da177e4 LT |
278 | } |
279 | ||
95414930 | 280 | static struct cpu_dev __cpuinitdata default_cpu = { |
1da177e4 | 281 | .c_init = default_init, |
fe38d855 | 282 | .c_vendor = "Unknown", |
10a434fc | 283 | .c_x86_vendor = X86_VENDOR_UNKNOWN, |
1da177e4 | 284 | }; |
1da177e4 | 285 | |
1b05d60d | 286 | static void __cpuinit get_model_name(struct cpuinfo_x86 *c) |
1da177e4 LT |
287 | { |
288 | unsigned int *v; | |
289 | char *p, *q; | |
290 | ||
3da99c97 | 291 | if (c->extended_cpuid_level < 0x80000004) |
1b05d60d | 292 | return; |
1da177e4 LT |
293 | |
294 | v = (unsigned int *) c->x86_model_id; | |
295 | cpuid(0x80000002, &v[0], &v[1], &v[2], &v[3]); | |
296 | cpuid(0x80000003, &v[4], &v[5], &v[6], &v[7]); | |
297 | cpuid(0x80000004, &v[8], &v[9], &v[10], &v[11]); | |
298 | c->x86_model_id[48] = 0; | |
299 | ||
300 | /* Intel chips right-justify this string for some dumb reason; | |
301 | undo that brain damage */ | |
302 | p = q = &c->x86_model_id[0]; | |
34048c9e | 303 | while (*p == ' ') |
1da177e4 | 304 | p++; |
34048c9e PC |
305 | if (p != q) { |
306 | while (*p) | |
1da177e4 | 307 | *q++ = *p++; |
34048c9e | 308 | while (q <= &c->x86_model_id[48]) |
1da177e4 LT |
309 | *q++ = '\0'; /* Zero-pad the rest */ |
310 | } | |
1da177e4 LT |
311 | } |
312 | ||
3bc9b76b | 313 | void __cpuinit display_cacheinfo(struct cpuinfo_x86 *c) |
1da177e4 | 314 | { |
9d31d35b | 315 | unsigned int n, dummy, ebx, ecx, edx, l2size; |
1da177e4 | 316 | |
3da99c97 | 317 | n = c->extended_cpuid_level; |
1da177e4 LT |
318 | |
319 | if (n >= 0x80000005) { | |
9d31d35b | 320 | cpuid(0x80000005, &dummy, &ebx, &ecx, &edx); |
1da177e4 | 321 | printk(KERN_INFO "CPU: L1 I Cache: %dK (%d bytes/line), D cache %dK (%d bytes/line)\n", |
9d31d35b YL |
322 | edx>>24, edx&0xFF, ecx>>24, ecx&0xFF); |
323 | c->x86_cache_size = (ecx>>24) + (edx>>24); | |
140fc727 YL |
324 | #ifdef CONFIG_X86_64 |
325 | /* On K8 L1 TLB is inclusive, so don't count it */ | |
326 | c->x86_tlbsize = 0; | |
327 | #endif | |
1da177e4 LT |
328 | } |
329 | ||
330 | if (n < 0x80000006) /* Some chips just has a large L1. */ | |
331 | return; | |
332 | ||
0a488a53 | 333 | cpuid(0x80000006, &dummy, &ebx, &ecx, &edx); |
1da177e4 | 334 | l2size = ecx >> 16; |
34048c9e | 335 | |
140fc727 YL |
336 | #ifdef CONFIG_X86_64 |
337 | c->x86_tlbsize += ((ebx >> 16) & 0xfff) + (ebx & 0xfff); | |
338 | #else | |
1da177e4 LT |
339 | /* do processor-specific cache resizing */ |
340 | if (this_cpu->c_size_cache) | |
34048c9e | 341 | l2size = this_cpu->c_size_cache(c, l2size); |
1da177e4 LT |
342 | |
343 | /* Allow user to override all this if necessary. */ | |
344 | if (cachesize_override != -1) | |
345 | l2size = cachesize_override; | |
346 | ||
34048c9e | 347 | if (l2size == 0) |
1da177e4 | 348 | return; /* Again, no L2 cache is possible */ |
140fc727 | 349 | #endif |
1da177e4 LT |
350 | |
351 | c->x86_cache_size = l2size; | |
352 | ||
353 | printk(KERN_INFO "CPU: L2 Cache: %dK (%d bytes/line)\n", | |
0a488a53 | 354 | l2size, ecx & 0xFF); |
1da177e4 LT |
355 | } |
356 | ||
9d31d35b | 357 | void __cpuinit detect_ht(struct cpuinfo_x86 *c) |
1da177e4 | 358 | { |
97e4db7c | 359 | #ifdef CONFIG_X86_HT |
0a488a53 YL |
360 | u32 eax, ebx, ecx, edx; |
361 | int index_msb, core_bits; | |
1da177e4 | 362 | |
0a488a53 | 363 | if (!cpu_has(c, X86_FEATURE_HT)) |
9d31d35b | 364 | return; |
1da177e4 | 365 | |
0a488a53 YL |
366 | if (cpu_has(c, X86_FEATURE_CMP_LEGACY)) |
367 | goto out; | |
1da177e4 | 368 | |
1cd78776 YL |
369 | if (cpu_has(c, X86_FEATURE_XTOPOLOGY)) |
370 | return; | |
1da177e4 | 371 | |
0a488a53 | 372 | cpuid(1, &eax, &ebx, &ecx, &edx); |
1da177e4 | 373 | |
9d31d35b YL |
374 | smp_num_siblings = (ebx & 0xff0000) >> 16; |
375 | ||
376 | if (smp_num_siblings == 1) { | |
377 | printk(KERN_INFO "CPU: Hyper-Threading is disabled\n"); | |
378 | } else if (smp_num_siblings > 1) { | |
379 | ||
9628937d | 380 | if (smp_num_siblings > nr_cpu_ids) { |
9d31d35b YL |
381 | printk(KERN_WARNING "CPU: Unsupported number of siblings %d", |
382 | smp_num_siblings); | |
383 | smp_num_siblings = 1; | |
384 | return; | |
385 | } | |
386 | ||
387 | index_msb = get_count_order(smp_num_siblings); | |
1cd78776 YL |
388 | #ifdef CONFIG_X86_64 |
389 | c->phys_proc_id = phys_pkg_id(index_msb); | |
390 | #else | |
9d31d35b | 391 | c->phys_proc_id = phys_pkg_id(c->initial_apicid, index_msb); |
1cd78776 | 392 | #endif |
9d31d35b YL |
393 | |
394 | smp_num_siblings = smp_num_siblings / c->x86_max_cores; | |
395 | ||
396 | index_msb = get_count_order(smp_num_siblings); | |
397 | ||
398 | core_bits = get_count_order(c->x86_max_cores); | |
399 | ||
1cd78776 YL |
400 | #ifdef CONFIG_X86_64 |
401 | c->cpu_core_id = phys_pkg_id(index_msb) & | |
402 | ((1 << core_bits) - 1); | |
403 | #else | |
9d31d35b YL |
404 | c->cpu_core_id = phys_pkg_id(c->initial_apicid, index_msb) & |
405 | ((1 << core_bits) - 1); | |
1cd78776 | 406 | #endif |
1da177e4 | 407 | } |
1da177e4 | 408 | |
0a488a53 YL |
409 | out: |
410 | if ((c->x86_max_cores * smp_num_siblings) > 1) { | |
411 | printk(KERN_INFO "CPU: Physical Processor ID: %d\n", | |
412 | c->phys_proc_id); | |
413 | printk(KERN_INFO "CPU: Processor Core ID: %d\n", | |
414 | c->cpu_core_id); | |
9d31d35b | 415 | } |
9d31d35b | 416 | #endif |
97e4db7c | 417 | } |
1da177e4 | 418 | |
3da99c97 | 419 | static void __cpuinit get_cpu_vendor(struct cpuinfo_x86 *c) |
1da177e4 LT |
420 | { |
421 | char *v = c->x86_vendor_id; | |
422 | int i; | |
fe38d855 | 423 | static int printed; |
1da177e4 LT |
424 | |
425 | for (i = 0; i < X86_VENDOR_NUM; i++) { | |
10a434fc YL |
426 | if (!cpu_devs[i]) |
427 | break; | |
428 | ||
429 | if (!strcmp(v, cpu_devs[i]->c_ident[0]) || | |
430 | (cpu_devs[i]->c_ident[1] && | |
431 | !strcmp(v, cpu_devs[i]->c_ident[1]))) { | |
432 | this_cpu = cpu_devs[i]; | |
433 | c->x86_vendor = this_cpu->c_x86_vendor; | |
434 | return; | |
1da177e4 LT |
435 | } |
436 | } | |
10a434fc | 437 | |
fe38d855 CE |
438 | if (!printed) { |
439 | printed++; | |
43603c8d | 440 | printk(KERN_ERR "CPU: vendor_id '%s' unknown, using generic init.\n", v); |
fe38d855 CE |
441 | printk(KERN_ERR "CPU: Your system may be unstable.\n"); |
442 | } | |
10a434fc | 443 | |
fe38d855 CE |
444 | c->x86_vendor = X86_VENDOR_UNKNOWN; |
445 | this_cpu = &default_cpu; | |
1da177e4 LT |
446 | } |
447 | ||
9d31d35b | 448 | void __cpuinit cpu_detect(struct cpuinfo_x86 *c) |
1da177e4 | 449 | { |
1da177e4 | 450 | /* Get vendor name */ |
4a148513 HH |
451 | cpuid(0x00000000, (unsigned int *)&c->cpuid_level, |
452 | (unsigned int *)&c->x86_vendor_id[0], | |
453 | (unsigned int *)&c->x86_vendor_id[8], | |
454 | (unsigned int *)&c->x86_vendor_id[4]); | |
1da177e4 | 455 | |
1da177e4 | 456 | c->x86 = 4; |
9d31d35b | 457 | /* Intel-defined flags: level 0x00000001 */ |
1da177e4 LT |
458 | if (c->cpuid_level >= 0x00000001) { |
459 | u32 junk, tfms, cap0, misc; | |
460 | cpuid(0x00000001, &tfms, &misc, &junk, &cap0); | |
9d31d35b YL |
461 | c->x86 = (tfms >> 8) & 0xf; |
462 | c->x86_model = (tfms >> 4) & 0xf; | |
463 | c->x86_mask = tfms & 0xf; | |
f5f786d0 | 464 | if (c->x86 == 0xf) |
1da177e4 | 465 | c->x86 += (tfms >> 20) & 0xff; |
f5f786d0 | 466 | if (c->x86 >= 0x6) |
9d31d35b | 467 | c->x86_model += ((tfms >> 16) & 0xf) << 4; |
d4387bd3 | 468 | if (cap0 & (1<<19)) { |
d4387bd3 | 469 | c->x86_clflush_size = ((misc >> 8) & 0xff) * 8; |
9d31d35b | 470 | c->x86_cache_alignment = c->x86_clflush_size; |
d4387bd3 | 471 | } |
1da177e4 | 472 | } |
1da177e4 | 473 | } |
3da99c97 YL |
474 | |
475 | static void __cpuinit get_cpu_cap(struct cpuinfo_x86 *c) | |
093af8d7 YL |
476 | { |
477 | u32 tfms, xlvl; | |
3da99c97 | 478 | u32 ebx; |
093af8d7 | 479 | |
3da99c97 YL |
480 | /* Intel-defined flags: level 0x00000001 */ |
481 | if (c->cpuid_level >= 0x00000001) { | |
482 | u32 capability, excap; | |
483 | cpuid(0x00000001, &tfms, &ebx, &excap, &capability); | |
484 | c->x86_capability[0] = capability; | |
485 | c->x86_capability[4] = excap; | |
486 | } | |
093af8d7 | 487 | |
3da99c97 YL |
488 | /* AMD-defined flags: level 0x80000001 */ |
489 | xlvl = cpuid_eax(0x80000000); | |
490 | c->extended_cpuid_level = xlvl; | |
491 | if ((xlvl & 0xffff0000) == 0x80000000) { | |
492 | if (xlvl >= 0x80000001) { | |
493 | c->x86_capability[1] = cpuid_edx(0x80000001); | |
494 | c->x86_capability[6] = cpuid_ecx(0x80000001); | |
093af8d7 | 495 | } |
093af8d7 | 496 | } |
093af8d7 | 497 | |
5122c890 | 498 | #ifdef CONFIG_X86_64 |
5122c890 YL |
499 | if (c->extended_cpuid_level >= 0x80000008) { |
500 | u32 eax = cpuid_eax(0x80000008); | |
501 | ||
502 | c->x86_virt_bits = (eax >> 8) & 0xff; | |
503 | c->x86_phys_bits = eax & 0xff; | |
093af8d7 | 504 | } |
5122c890 | 505 | #endif |
e3224234 YL |
506 | |
507 | if (c->extended_cpuid_level >= 0x80000007) | |
508 | c->x86_power = cpuid_edx(0x80000007); | |
093af8d7 YL |
509 | |
510 | } | |
1da177e4 | 511 | |
aef93c8b YL |
512 | static void __cpuinit identify_cpu_without_cpuid(struct cpuinfo_x86 *c) |
513 | { | |
514 | #ifdef CONFIG_X86_32 | |
515 | int i; | |
516 | ||
517 | /* | |
518 | * First of all, decide if this is a 486 or higher | |
519 | * It's a 486 if we can modify the AC flag | |
520 | */ | |
521 | if (flag_is_changeable_p(X86_EFLAGS_AC)) | |
522 | c->x86 = 4; | |
523 | else | |
524 | c->x86 = 3; | |
525 | ||
526 | for (i = 0; i < X86_VENDOR_NUM; i++) | |
527 | if (cpu_devs[i] && cpu_devs[i]->c_identify) { | |
528 | c->x86_vendor_id[0] = 0; | |
529 | cpu_devs[i]->c_identify(c); | |
530 | if (c->x86_vendor_id[0]) { | |
531 | get_cpu_vendor(c); | |
532 | break; | |
533 | } | |
534 | } | |
535 | #endif | |
536 | } | |
537 | ||
34048c9e PC |
538 | /* |
539 | * Do minimum CPU detection early. | |
540 | * Fields really needed: vendor, cpuid_level, family, model, mask, | |
541 | * cache alignment. | |
542 | * The others are not touched to avoid unwanted side effects. | |
543 | * | |
544 | * WARNING: this function is only called on the BP. Don't add code here | |
545 | * that is supposed to run on all CPUs. | |
546 | */ | |
3da99c97 | 547 | static void __init early_identify_cpu(struct cpuinfo_x86 *c) |
d7cd5611 | 548 | { |
6627d242 YL |
549 | #ifdef CONFIG_X86_64 |
550 | c->x86_clflush_size = 64; | |
551 | #else | |
d4387bd3 | 552 | c->x86_clflush_size = 32; |
6627d242 | 553 | #endif |
0a488a53 | 554 | c->x86_cache_alignment = c->x86_clflush_size; |
d7cd5611 | 555 | |
3da99c97 | 556 | memset(&c->x86_capability, 0, sizeof c->x86_capability); |
0a488a53 | 557 | c->extended_cpuid_level = 0; |
d7cd5611 | 558 | |
aef93c8b YL |
559 | if (!have_cpuid_p()) |
560 | identify_cpu_without_cpuid(c); | |
561 | ||
562 | /* cyrix could have cpuid enabled via c_identify()*/ | |
d7cd5611 RR |
563 | if (!have_cpuid_p()) |
564 | return; | |
565 | ||
566 | cpu_detect(c); | |
567 | ||
3da99c97 | 568 | get_cpu_vendor(c); |
2b16a235 | 569 | |
3da99c97 | 570 | get_cpu_cap(c); |
12cf105c | 571 | |
10a434fc YL |
572 | if (this_cpu->c_early_init) |
573 | this_cpu->c_early_init(c); | |
093af8d7 | 574 | |
3da99c97 | 575 | validate_pat_support(c); |
bfcb4c1b | 576 | |
1c4acdb4 | 577 | #ifdef CONFIG_SMP |
bfcb4c1b | 578 | c->cpu_index = boot_cpu_id; |
1c4acdb4 | 579 | #endif |
d7cd5611 RR |
580 | } |
581 | ||
9d31d35b YL |
582 | void __init early_cpu_init(void) |
583 | { | |
10a434fc YL |
584 | struct cpu_dev **cdev; |
585 | int count = 0; | |
586 | ||
587 | printk("KERNEL supported cpus:\n"); | |
588 | for (cdev = __x86_cpu_dev_start; cdev < __x86_cpu_dev_end; cdev++) { | |
589 | struct cpu_dev *cpudev = *cdev; | |
590 | unsigned int j; | |
9d31d35b | 591 | |
10a434fc YL |
592 | if (count >= X86_VENDOR_NUM) |
593 | break; | |
594 | cpu_devs[count] = cpudev; | |
595 | count++; | |
596 | ||
597 | for (j = 0; j < 2; j++) { | |
598 | if (!cpudev->c_ident[j]) | |
599 | continue; | |
600 | printk(" %s %s\n", cpudev->c_vendor, | |
601 | cpudev->c_ident[j]); | |
602 | } | |
603 | } | |
9d31d35b | 604 | |
9d31d35b | 605 | early_identify_cpu(&boot_cpu_data); |
d7cd5611 | 606 | } |
093af8d7 | 607 | |
b6734c35 PA |
608 | /* |
609 | * The NOPL instruction is supposed to exist on all CPUs with | |
ba0593bf | 610 | * family >= 6; unfortunately, that's not true in practice because |
b6734c35 | 611 | * of early VIA chips and (more importantly) broken virtualizers that |
ba0593bf PA |
612 | * are not easy to detect. In the latter case it doesn't even *fail* |
613 | * reliably, so probing for it doesn't even work. Disable it completely | |
614 | * unless we can find a reliable way to detect all the broken cases. | |
b6734c35 PA |
615 | */ |
616 | static void __cpuinit detect_nopl(struct cpuinfo_x86 *c) | |
617 | { | |
b6734c35 | 618 | clear_cpu_cap(c, X86_FEATURE_NOPL); |
d7cd5611 RR |
619 | } |
620 | ||
34048c9e | 621 | static void __cpuinit generic_identify(struct cpuinfo_x86 *c) |
1da177e4 | 622 | { |
aef93c8b | 623 | c->extended_cpuid_level = 0; |
1da177e4 | 624 | |
3da99c97 | 625 | if (!have_cpuid_p()) |
aef93c8b | 626 | identify_cpu_without_cpuid(c); |
1d67953f | 627 | |
aef93c8b | 628 | /* cyrix could have cpuid enabled via c_identify()*/ |
a9853dd6 | 629 | if (!have_cpuid_p()) |
aef93c8b | 630 | return; |
1da177e4 | 631 | |
3da99c97 | 632 | cpu_detect(c); |
1da177e4 | 633 | |
3da99c97 | 634 | get_cpu_vendor(c); |
1da177e4 | 635 | |
3da99c97 | 636 | get_cpu_cap(c); |
1da177e4 | 637 | |
3da99c97 YL |
638 | if (c->cpuid_level >= 0x00000001) { |
639 | c->initial_apicid = (cpuid_ebx(1) >> 24) & 0xFF; | |
b89d3b3e YL |
640 | #ifdef CONFIG_X86_32 |
641 | # ifdef CONFIG_X86_HT | |
3da99c97 | 642 | c->apicid = phys_pkg_id(c->initial_apicid, 0); |
b89d3b3e | 643 | # else |
3da99c97 | 644 | c->apicid = c->initial_apicid; |
b89d3b3e YL |
645 | # endif |
646 | #endif | |
1da177e4 | 647 | |
b89d3b3e YL |
648 | #ifdef CONFIG_X86_HT |
649 | c->phys_proc_id = c->initial_apicid; | |
1e9f28fa | 650 | #endif |
3da99c97 | 651 | } |
1da177e4 | 652 | |
1b05d60d | 653 | get_model_name(c); /* Default name */ |
1da177e4 | 654 | |
3da99c97 YL |
655 | init_scattered_cpuid_features(c); |
656 | detect_nopl(c); | |
1da177e4 | 657 | } |
1da177e4 LT |
658 | |
659 | /* | |
660 | * This does the hard work of actually picking apart the CPU stuff... | |
661 | */ | |
9a250347 | 662 | static void __cpuinit identify_cpu(struct cpuinfo_x86 *c) |
1da177e4 LT |
663 | { |
664 | int i; | |
665 | ||
666 | c->loops_per_jiffy = loops_per_jiffy; | |
667 | c->x86_cache_size = -1; | |
668 | c->x86_vendor = X86_VENDOR_UNKNOWN; | |
1da177e4 LT |
669 | c->x86_model = c->x86_mask = 0; /* So far unknown... */ |
670 | c->x86_vendor_id[0] = '\0'; /* Unset */ | |
671 | c->x86_model_id[0] = '\0'; /* Unset */ | |
94605eff | 672 | c->x86_max_cores = 1; |
102bbe3a | 673 | c->x86_coreid_bits = 0; |
11fdd252 | 674 | #ifdef CONFIG_X86_64 |
102bbe3a YL |
675 | c->x86_clflush_size = 64; |
676 | #else | |
677 | c->cpuid_level = -1; /* CPUID not detected */ | |
770d132f | 678 | c->x86_clflush_size = 32; |
102bbe3a YL |
679 | #endif |
680 | c->x86_cache_alignment = c->x86_clflush_size; | |
1da177e4 LT |
681 | memset(&c->x86_capability, 0, sizeof c->x86_capability); |
682 | ||
1da177e4 LT |
683 | generic_identify(c); |
684 | ||
3898534d | 685 | if (this_cpu->c_identify) |
1da177e4 LT |
686 | this_cpu->c_identify(c); |
687 | ||
102bbe3a YL |
688 | #ifdef CONFIG_X86_64 |
689 | c->apicid = phys_pkg_id(0); | |
690 | #endif | |
691 | ||
1da177e4 LT |
692 | /* |
693 | * Vendor-specific initialization. In this section we | |
694 | * canonicalize the feature flags, meaning if there are | |
695 | * features a certain CPU supports which CPUID doesn't | |
696 | * tell us, CPUID claiming incorrect flags, or other bugs, | |
697 | * we handle them here. | |
698 | * | |
699 | * At the end of this section, c->x86_capability better | |
700 | * indicate the features this CPU genuinely supports! | |
701 | */ | |
702 | if (this_cpu->c_init) | |
703 | this_cpu->c_init(c); | |
704 | ||
705 | /* Disable the PN if appropriate */ | |
706 | squash_the_stupid_serial_number(c); | |
707 | ||
708 | /* | |
709 | * The vendor-specific functions might have changed features. Now | |
710 | * we do "generic changes." | |
711 | */ | |
712 | ||
1da177e4 | 713 | /* If the model name is still unset, do table lookup. */ |
34048c9e | 714 | if (!c->x86_model_id[0]) { |
1da177e4 LT |
715 | char *p; |
716 | p = table_lookup_model(c); | |
34048c9e | 717 | if (p) |
1da177e4 LT |
718 | strcpy(c->x86_model_id, p); |
719 | else | |
720 | /* Last resort... */ | |
721 | sprintf(c->x86_model_id, "%02x/%02x", | |
54a20f8c | 722 | c->x86, c->x86_model); |
1da177e4 LT |
723 | } |
724 | ||
102bbe3a YL |
725 | #ifdef CONFIG_X86_64 |
726 | detect_ht(c); | |
727 | #endif | |
728 | ||
88b094fb | 729 | init_hypervisor(c); |
1da177e4 LT |
730 | /* |
731 | * On SMP, boot_cpu_data holds the common feature set between | |
732 | * all CPUs; so make sure that we indicate which features are | |
733 | * common between the CPUs. The first time this routine gets | |
734 | * executed, c == &boot_cpu_data. | |
735 | */ | |
34048c9e | 736 | if (c != &boot_cpu_data) { |
1da177e4 | 737 | /* AND the already accumulated flags with these */ |
9d31d35b | 738 | for (i = 0; i < NCAPINTS; i++) |
1da177e4 LT |
739 | boot_cpu_data.x86_capability[i] &= c->x86_capability[i]; |
740 | } | |
741 | ||
7d851c8d AK |
742 | /* Clear all flags overriden by options */ |
743 | for (i = 0; i < NCAPINTS; i++) | |
12c247a6 | 744 | c->x86_capability[i] &= ~cleared_cpu_caps[i]; |
7d851c8d | 745 | |
102bbe3a | 746 | #ifdef CONFIG_X86_MCE |
1da177e4 | 747 | /* Init Machine Check Exception if available. */ |
1da177e4 | 748 | mcheck_init(c); |
102bbe3a | 749 | #endif |
30d432df AK |
750 | |
751 | select_idle_routine(c); | |
102bbe3a YL |
752 | |
753 | #if defined(CONFIG_NUMA) && defined(CONFIG_X86_64) | |
754 | numa_add_cpu(smp_processor_id()); | |
755 | #endif | |
a6c4e076 | 756 | } |
31ab269a | 757 | |
e04d645f GC |
758 | #ifdef CONFIG_X86_64 |
759 | static void vgetcpu_set_mode(void) | |
760 | { | |
761 | if (cpu_has(&boot_cpu_data, X86_FEATURE_RDTSCP)) | |
762 | vgetcpu_mode = VGETCPU_RDTSCP; | |
763 | else | |
764 | vgetcpu_mode = VGETCPU_LSL; | |
765 | } | |
766 | #endif | |
767 | ||
a6c4e076 JF |
768 | void __init identify_boot_cpu(void) |
769 | { | |
770 | identify_cpu(&boot_cpu_data); | |
102bbe3a | 771 | #ifdef CONFIG_X86_32 |
a6c4e076 | 772 | sysenter_setup(); |
6fe940d6 | 773 | enable_sep_cpu(); |
e04d645f GC |
774 | #else |
775 | vgetcpu_set_mode(); | |
102bbe3a | 776 | #endif |
a6c4e076 | 777 | } |
3b520b23 | 778 | |
a6c4e076 JF |
779 | void __cpuinit identify_secondary_cpu(struct cpuinfo_x86 *c) |
780 | { | |
781 | BUG_ON(c == &boot_cpu_data); | |
782 | identify_cpu(c); | |
102bbe3a | 783 | #ifdef CONFIG_X86_32 |
a6c4e076 | 784 | enable_sep_cpu(); |
102bbe3a | 785 | #endif |
a6c4e076 | 786 | mtrr_ap_init(); |
1da177e4 LT |
787 | } |
788 | ||
a0854a46 YL |
789 | struct msr_range { |
790 | unsigned min; | |
791 | unsigned max; | |
792 | }; | |
1da177e4 | 793 | |
a0854a46 YL |
794 | static struct msr_range msr_range_array[] __cpuinitdata = { |
795 | { 0x00000000, 0x00000418}, | |
796 | { 0xc0000000, 0xc000040b}, | |
797 | { 0xc0010000, 0xc0010142}, | |
798 | { 0xc0011000, 0xc001103b}, | |
799 | }; | |
1da177e4 | 800 | |
a0854a46 YL |
801 | static void __cpuinit print_cpu_msr(void) |
802 | { | |
803 | unsigned index; | |
804 | u64 val; | |
805 | int i; | |
806 | unsigned index_min, index_max; | |
807 | ||
808 | for (i = 0; i < ARRAY_SIZE(msr_range_array); i++) { | |
809 | index_min = msr_range_array[i].min; | |
810 | index_max = msr_range_array[i].max; | |
811 | for (index = index_min; index < index_max; index++) { | |
812 | if (rdmsrl_amd_safe(index, &val)) | |
813 | continue; | |
814 | printk(KERN_INFO " MSR%08x: %016llx\n", index, val); | |
1da177e4 | 815 | } |
a0854a46 YL |
816 | } |
817 | } | |
94605eff | 818 | |
a0854a46 YL |
819 | static int show_msr __cpuinitdata; |
820 | static __init int setup_show_msr(char *arg) | |
821 | { | |
822 | int num; | |
3dd9d514 | 823 | |
a0854a46 | 824 | get_option(&arg, &num); |
3dd9d514 | 825 | |
a0854a46 YL |
826 | if (num > 0) |
827 | show_msr = num; | |
828 | return 1; | |
1da177e4 | 829 | } |
a0854a46 | 830 | __setup("show_msr=", setup_show_msr); |
1da177e4 | 831 | |
191679fd AK |
832 | static __init int setup_noclflush(char *arg) |
833 | { | |
834 | setup_clear_cpu_cap(X86_FEATURE_CLFLSH); | |
835 | return 1; | |
836 | } | |
837 | __setup("noclflush", setup_noclflush); | |
838 | ||
3bc9b76b | 839 | void __cpuinit print_cpu_info(struct cpuinfo_x86 *c) |
1da177e4 LT |
840 | { |
841 | char *vendor = NULL; | |
842 | ||
843 | if (c->x86_vendor < X86_VENDOR_NUM) | |
844 | vendor = this_cpu->c_vendor; | |
845 | else if (c->cpuid_level >= 0) | |
846 | vendor = c->x86_vendor_id; | |
847 | ||
bd32a8cf | 848 | if (vendor && !strstr(c->x86_model_id, vendor)) |
9d31d35b | 849 | printk(KERN_CONT "%s ", vendor); |
1da177e4 | 850 | |
9d31d35b YL |
851 | if (c->x86_model_id[0]) |
852 | printk(KERN_CONT "%s", c->x86_model_id); | |
1da177e4 | 853 | else |
9d31d35b | 854 | printk(KERN_CONT "%d86", c->x86); |
1da177e4 | 855 | |
34048c9e | 856 | if (c->x86_mask || c->cpuid_level >= 0) |
9d31d35b | 857 | printk(KERN_CONT " stepping %02x\n", c->x86_mask); |
1da177e4 | 858 | else |
9d31d35b | 859 | printk(KERN_CONT "\n"); |
a0854a46 YL |
860 | |
861 | #ifdef CONFIG_SMP | |
862 | if (c->cpu_index < show_msr) | |
863 | print_cpu_msr(); | |
864 | #else | |
865 | if (show_msr) | |
866 | print_cpu_msr(); | |
867 | #endif | |
1da177e4 LT |
868 | } |
869 | ||
ac72e788 AK |
870 | static __init int setup_disablecpuid(char *arg) |
871 | { | |
872 | int bit; | |
873 | if (get_option(&arg, &bit) && bit < NCAPINTS*32) | |
874 | setup_clear_cpu_cap(bit); | |
875 | else | |
876 | return 0; | |
877 | return 1; | |
878 | } | |
879 | __setup("clearcpuid=", setup_disablecpuid); | |
880 | ||
d5494d4f | 881 | #ifdef CONFIG_X86_64 |
d5494d4f YL |
882 | struct desc_ptr idt_descr = { 256 * 16 - 1, (unsigned long) idt_table }; |
883 | ||
26f80bd6 BG |
884 | DEFINE_PER_CPU_PAGE_ALIGNED(char[IRQ_STACK_SIZE], irq_stack); |
885 | #ifdef CONFIG_SMP | |
886 | DEFINE_PER_CPU(char *, irq_stack_ptr); /* will be set during per cpu init */ | |
887 | #else | |
888 | DEFINE_PER_CPU(char *, irq_stack_ptr) = | |
889 | per_cpu_var(irq_stack) + IRQ_STACK_SIZE - 64; | |
890 | #endif | |
d5494d4f | 891 | |
9af45651 BG |
892 | DEFINE_PER_CPU(unsigned long, kernel_stack) = |
893 | (unsigned long)&init_thread_union - KERNEL_STACK_OFFSET + THREAD_SIZE; | |
894 | EXPORT_PER_CPU_SYMBOL(kernel_stack); | |
895 | ||
56895530 BG |
896 | DEFINE_PER_CPU(unsigned int, irq_count) = -1; |
897 | ||
92d65b23 BG |
898 | static DEFINE_PER_CPU_PAGE_ALIGNED(char, exception_stacks |
899 | [(N_EXCEPTION_STACKS - 1) * EXCEPTION_STKSZ + DEBUG_STKSZ]) | |
900 | __aligned(PAGE_SIZE); | |
d5494d4f YL |
901 | |
902 | extern asmlinkage void ignore_sysret(void); | |
903 | ||
904 | /* May not be marked __init: used by software suspend */ | |
905 | void syscall_init(void) | |
1da177e4 | 906 | { |
d5494d4f YL |
907 | /* |
908 | * LSTAR and STAR live in a bit strange symbiosis. | |
909 | * They both write to the same internal register. STAR allows to | |
910 | * set CS/DS but only a 32bit target. LSTAR sets the 64bit rip. | |
911 | */ | |
912 | wrmsrl(MSR_STAR, ((u64)__USER32_CS)<<48 | ((u64)__KERNEL_CS)<<32); | |
913 | wrmsrl(MSR_LSTAR, system_call); | |
914 | wrmsrl(MSR_CSTAR, ignore_sysret); | |
03ae5768 | 915 | |
d5494d4f YL |
916 | #ifdef CONFIG_IA32_EMULATION |
917 | syscall32_cpu_init(); | |
918 | #endif | |
03ae5768 | 919 | |
d5494d4f YL |
920 | /* Flags to clear on syscall */ |
921 | wrmsrl(MSR_SYSCALL_MASK, | |
922 | X86_EFLAGS_TF|X86_EFLAGS_DF|X86_EFLAGS_IF|X86_EFLAGS_IOPL); | |
1da177e4 | 923 | } |
62111195 | 924 | |
d5494d4f YL |
925 | unsigned long kernel_eflags; |
926 | ||
927 | /* | |
928 | * Copies of the original ist values from the tss are only accessed during | |
929 | * debugging, no special alignment required. | |
930 | */ | |
931 | DEFINE_PER_CPU(struct orig_ist, orig_ist); | |
932 | ||
933 | #else | |
934 | ||
7c3576d2 | 935 | /* Make sure %fs is initialized properly in idle threads */ |
6b2fb3c6 | 936 | struct pt_regs * __cpuinit idle_regs(struct pt_regs *regs) |
f95d47ca JF |
937 | { |
938 | memset(regs, 0, sizeof(struct pt_regs)); | |
65ea5b03 | 939 | regs->fs = __KERNEL_PERCPU; |
f95d47ca JF |
940 | return regs; |
941 | } | |
d5494d4f | 942 | #endif |
c5413fbe | 943 | |
d2cbcc49 RR |
944 | /* |
945 | * cpu_init() initializes state that is per-CPU. Some data is already | |
946 | * initialized (naturally) in the bootstrap process, such as the GDT | |
947 | * and IDT. We reload them nevertheless, this function acts as a | |
948 | * 'CPU state barrier', nothing should get across. | |
1ba76586 | 949 | * A lot of state is already set up in PDA init for 64 bit |
d2cbcc49 | 950 | */ |
1ba76586 YL |
951 | #ifdef CONFIG_X86_64 |
952 | void __cpuinit cpu_init(void) | |
953 | { | |
954 | int cpu = stack_smp_processor_id(); | |
955 | struct tss_struct *t = &per_cpu(init_tss, cpu); | |
956 | struct orig_ist *orig_ist = &per_cpu(orig_ist, cpu); | |
957 | unsigned long v; | |
1ba76586 YL |
958 | struct task_struct *me; |
959 | int i; | |
960 | ||
8ce03197 BG |
961 | loadsegment(fs, 0); |
962 | loadsegment(gs, 0); | |
963 | load_pda_offset(cpu); | |
1ba76586 | 964 | |
e7a22c1e BG |
965 | #ifdef CONFIG_NUMA |
966 | if (cpu != 0 && percpu_read(node_number) == 0 && | |
967 | cpu_to_node(cpu) != NUMA_NO_NODE) | |
968 | percpu_write(node_number, cpu_to_node(cpu)); | |
969 | #endif | |
970 | ||
1ba76586 YL |
971 | me = current; |
972 | ||
c2d1cec1 | 973 | if (cpumask_test_and_set_cpu(cpu, cpu_initialized_mask)) |
1ba76586 YL |
974 | panic("CPU#%d already initialized!\n", cpu); |
975 | ||
976 | printk(KERN_INFO "Initializing CPU#%d\n", cpu); | |
977 | ||
978 | clear_in_cr4(X86_CR4_VME|X86_CR4_PVI|X86_CR4_TSD|X86_CR4_DE); | |
979 | ||
980 | /* | |
981 | * Initialize the per-CPU GDT with the boot GDT, | |
982 | * and set up the GDT descriptor: | |
983 | */ | |
984 | ||
985 | switch_to_new_gdt(); | |
986 | load_idt((const struct desc_ptr *)&idt_descr); | |
987 | ||
988 | memset(me->thread.tls_array, 0, GDT_ENTRY_TLS_ENTRIES * 8); | |
989 | syscall_init(); | |
990 | ||
991 | wrmsrl(MSR_FS_BASE, 0); | |
992 | wrmsrl(MSR_KERNEL_GS_BASE, 0); | |
993 | barrier(); | |
994 | ||
995 | check_efer(); | |
996 | if (cpu != 0 && x2apic) | |
997 | enable_x2apic(); | |
998 | ||
999 | /* | |
1000 | * set up and load the per-CPU TSS | |
1001 | */ | |
1002 | if (!orig_ist->ist[0]) { | |
92d65b23 BG |
1003 | static const unsigned int sizes[N_EXCEPTION_STACKS] = { |
1004 | [0 ... N_EXCEPTION_STACKS - 1] = EXCEPTION_STKSZ, | |
1005 | [DEBUG_STACK - 1] = DEBUG_STKSZ | |
1ba76586 | 1006 | }; |
92d65b23 | 1007 | char *estacks = per_cpu(exception_stacks, cpu); |
1ba76586 | 1008 | for (v = 0; v < N_EXCEPTION_STACKS; v++) { |
92d65b23 | 1009 | estacks += sizes[v]; |
1ba76586 YL |
1010 | orig_ist->ist[v] = t->x86_tss.ist[v] = |
1011 | (unsigned long)estacks; | |
1012 | } | |
1013 | } | |
1014 | ||
1015 | t->x86_tss.io_bitmap_base = offsetof(struct tss_struct, io_bitmap); | |
1016 | /* | |
1017 | * <= is required because the CPU will access up to | |
1018 | * 8 bits beyond the end of the IO permission bitmap. | |
1019 | */ | |
1020 | for (i = 0; i <= IO_BITMAP_LONGS; i++) | |
1021 | t->io_bitmap[i] = ~0UL; | |
1022 | ||
1023 | atomic_inc(&init_mm.mm_count); | |
1024 | me->active_mm = &init_mm; | |
1025 | if (me->mm) | |
1026 | BUG(); | |
1027 | enter_lazy_tlb(&init_mm, me); | |
1028 | ||
1029 | load_sp0(t, ¤t->thread); | |
1030 | set_tss_desc(cpu, t); | |
1031 | load_TR_desc(); | |
1032 | load_LDT(&init_mm.context); | |
1033 | ||
1034 | #ifdef CONFIG_KGDB | |
1035 | /* | |
1036 | * If the kgdb is connected no debug regs should be altered. This | |
1037 | * is only applicable when KGDB and a KGDB I/O module are built | |
1038 | * into the kernel and you are using early debugging with | |
1039 | * kgdbwait. KGDB will control the kernel HW breakpoint registers. | |
1040 | */ | |
1041 | if (kgdb_connected && arch_kgdb_ops.correct_hw_break) | |
1042 | arch_kgdb_ops.correct_hw_break(); | |
1043 | else { | |
1044 | #endif | |
1045 | /* | |
1046 | * Clear all 6 debug registers: | |
1047 | */ | |
1048 | ||
1049 | set_debugreg(0UL, 0); | |
1050 | set_debugreg(0UL, 1); | |
1051 | set_debugreg(0UL, 2); | |
1052 | set_debugreg(0UL, 3); | |
1053 | set_debugreg(0UL, 6); | |
1054 | set_debugreg(0UL, 7); | |
1055 | #ifdef CONFIG_KGDB | |
1056 | /* If the kgdb is connected no debug regs should be altered. */ | |
1057 | } | |
1058 | #endif | |
1059 | ||
1060 | fpu_init(); | |
1061 | ||
1062 | raw_local_save_flags(kernel_eflags); | |
1063 | ||
1064 | if (is_uv_system()) | |
1065 | uv_cpu_init(); | |
1066 | } | |
1067 | ||
1068 | #else | |
1069 | ||
d2cbcc49 | 1070 | void __cpuinit cpu_init(void) |
9ee79a3d | 1071 | { |
d2cbcc49 RR |
1072 | int cpu = smp_processor_id(); |
1073 | struct task_struct *curr = current; | |
34048c9e | 1074 | struct tss_struct *t = &per_cpu(init_tss, cpu); |
9ee79a3d | 1075 | struct thread_struct *thread = &curr->thread; |
62111195 | 1076 | |
c2d1cec1 | 1077 | if (cpumask_test_and_set_cpu(cpu, cpu_initialized_mask)) { |
62111195 JF |
1078 | printk(KERN_WARNING "CPU#%d already initialized!\n", cpu); |
1079 | for (;;) local_irq_enable(); | |
1080 | } | |
1081 | ||
1082 | printk(KERN_INFO "Initializing CPU#%d\n", cpu); | |
1083 | ||
1084 | if (cpu_has_vme || cpu_has_tsc || cpu_has_de) | |
1085 | clear_in_cr4(X86_CR4_VME|X86_CR4_PVI|X86_CR4_TSD|X86_CR4_DE); | |
62111195 | 1086 | |
4d37e7e3 | 1087 | load_idt(&idt_descr); |
c5413fbe | 1088 | switch_to_new_gdt(); |
1da177e4 | 1089 | |
1da177e4 LT |
1090 | /* |
1091 | * Set up and load the per-CPU TSS and LDT | |
1092 | */ | |
1093 | atomic_inc(&init_mm.mm_count); | |
62111195 JF |
1094 | curr->active_mm = &init_mm; |
1095 | if (curr->mm) | |
1096 | BUG(); | |
1097 | enter_lazy_tlb(&init_mm, curr); | |
1da177e4 | 1098 | |
faca6227 | 1099 | load_sp0(t, thread); |
34048c9e | 1100 | set_tss_desc(cpu, t); |
1da177e4 LT |
1101 | load_TR_desc(); |
1102 | load_LDT(&init_mm.context); | |
1103 | ||
22c4e308 | 1104 | #ifdef CONFIG_DOUBLEFAULT |
1da177e4 LT |
1105 | /* Set up doublefault TSS pointer in the GDT */ |
1106 | __set_tss_desc(cpu, GDT_ENTRY_DOUBLEFAULT_TSS, &doublefault_tss); | |
22c4e308 | 1107 | #endif |
1da177e4 | 1108 | |
464d1a78 JF |
1109 | /* Clear %gs. */ |
1110 | asm volatile ("mov %0, %%gs" : : "r" (0)); | |
1da177e4 LT |
1111 | |
1112 | /* Clear all 6 debug registers: */ | |
4bb0d3ec ZA |
1113 | set_debugreg(0, 0); |
1114 | set_debugreg(0, 1); | |
1115 | set_debugreg(0, 2); | |
1116 | set_debugreg(0, 3); | |
1117 | set_debugreg(0, 6); | |
1118 | set_debugreg(0, 7); | |
1da177e4 LT |
1119 | |
1120 | /* | |
1121 | * Force FPU initialization: | |
1122 | */ | |
b359e8a4 SS |
1123 | if (cpu_has_xsave) |
1124 | current_thread_info()->status = TS_XSAVE; | |
1125 | else | |
1126 | current_thread_info()->status = 0; | |
1da177e4 LT |
1127 | clear_used_math(); |
1128 | mxcsr_feature_mask_init(); | |
dc1e35c6 SS |
1129 | |
1130 | /* | |
1131 | * Boot processor to setup the FP and extended state context info. | |
1132 | */ | |
b3572e36 | 1133 | if (smp_processor_id() == boot_cpu_id) |
dc1e35c6 SS |
1134 | init_thread_xstate(); |
1135 | ||
1136 | xsave_init(); | |
1da177e4 | 1137 | } |
e1367daf | 1138 | |
1ba76586 YL |
1139 | |
1140 | #endif |