]>
Commit | Line | Data |
---|---|---|
f22f54f4 PZ |
1 | #ifdef CONFIG_CPU_SUP_INTEL |
2 | ||
a7e3ed1e | 3 | /* |
efc9f05d SE |
4 | * Per core/cpu state |
5 | * | |
6 | * Used to coordinate shared registers between HT threads or | |
7 | * among events on a single PMU. | |
a7e3ed1e | 8 | */ |
efc9f05d SE |
9 | struct intel_shared_regs { |
10 | struct er_account regs[EXTRA_REG_MAX]; | |
11 | int refcnt; /* per-core: #HT threads */ | |
12 | unsigned core_id; /* per-core: core id */ | |
a7e3ed1e AK |
13 | }; |
14 | ||
f22f54f4 | 15 | /* |
b622d644 | 16 | * Intel PerfMon, used on Core and later. |
f22f54f4 | 17 | */ |
ec75a716 | 18 | static u64 intel_perfmon_event_map[PERF_COUNT_HW_MAX] __read_mostly = |
f22f54f4 PZ |
19 | { |
20 | [PERF_COUNT_HW_CPU_CYCLES] = 0x003c, | |
21 | [PERF_COUNT_HW_INSTRUCTIONS] = 0x00c0, | |
22 | [PERF_COUNT_HW_CACHE_REFERENCES] = 0x4f2e, | |
23 | [PERF_COUNT_HW_CACHE_MISSES] = 0x412e, | |
24 | [PERF_COUNT_HW_BRANCH_INSTRUCTIONS] = 0x00c4, | |
25 | [PERF_COUNT_HW_BRANCH_MISSES] = 0x00c5, | |
26 | [PERF_COUNT_HW_BUS_CYCLES] = 0x013c, | |
27 | }; | |
28 | ||
5c543e3c | 29 | static struct event_constraint intel_core_event_constraints[] __read_mostly = |
f22f54f4 PZ |
30 | { |
31 | INTEL_EVENT_CONSTRAINT(0x11, 0x2), /* FP_ASSIST */ | |
32 | INTEL_EVENT_CONSTRAINT(0x12, 0x2), /* MUL */ | |
33 | INTEL_EVENT_CONSTRAINT(0x13, 0x2), /* DIV */ | |
34 | INTEL_EVENT_CONSTRAINT(0x14, 0x1), /* CYCLES_DIV_BUSY */ | |
35 | INTEL_EVENT_CONSTRAINT(0x19, 0x2), /* DELAYED_BYPASS */ | |
36 | INTEL_EVENT_CONSTRAINT(0xc1, 0x1), /* FP_COMP_INSTR_RET */ | |
37 | EVENT_CONSTRAINT_END | |
38 | }; | |
39 | ||
5c543e3c | 40 | static struct event_constraint intel_core2_event_constraints[] __read_mostly = |
f22f54f4 | 41 | { |
b622d644 PZ |
42 | FIXED_EVENT_CONSTRAINT(0x00c0, 0), /* INST_RETIRED.ANY */ |
43 | FIXED_EVENT_CONSTRAINT(0x003c, 1), /* CPU_CLK_UNHALTED.CORE */ | |
44 | /* | |
45 | * Core2 has Fixed Counter 2 listed as CPU_CLK_UNHALTED.REF and event | |
46 | * 0x013c as CPU_CLK_UNHALTED.BUS and specifies there is a fixed | |
47 | * ratio between these counters. | |
48 | */ | |
49 | /* FIXED_EVENT_CONSTRAINT(0x013c, 2), CPU_CLK_UNHALTED.REF */ | |
f22f54f4 PZ |
50 | INTEL_EVENT_CONSTRAINT(0x10, 0x1), /* FP_COMP_OPS_EXE */ |
51 | INTEL_EVENT_CONSTRAINT(0x11, 0x2), /* FP_ASSIST */ | |
52 | INTEL_EVENT_CONSTRAINT(0x12, 0x2), /* MUL */ | |
53 | INTEL_EVENT_CONSTRAINT(0x13, 0x2), /* DIV */ | |
54 | INTEL_EVENT_CONSTRAINT(0x14, 0x1), /* CYCLES_DIV_BUSY */ | |
55 | INTEL_EVENT_CONSTRAINT(0x18, 0x1), /* IDLE_DURING_DIV */ | |
56 | INTEL_EVENT_CONSTRAINT(0x19, 0x2), /* DELAYED_BYPASS */ | |
57 | INTEL_EVENT_CONSTRAINT(0xa1, 0x1), /* RS_UOPS_DISPATCH_CYCLES */ | |
b622d644 | 58 | INTEL_EVENT_CONSTRAINT(0xc9, 0x1), /* ITLB_MISS_RETIRED (T30-9) */ |
f22f54f4 PZ |
59 | INTEL_EVENT_CONSTRAINT(0xcb, 0x1), /* MEM_LOAD_RETIRED */ |
60 | EVENT_CONSTRAINT_END | |
61 | }; | |
62 | ||
5c543e3c | 63 | static struct event_constraint intel_nehalem_event_constraints[] __read_mostly = |
f22f54f4 | 64 | { |
b622d644 PZ |
65 | FIXED_EVENT_CONSTRAINT(0x00c0, 0), /* INST_RETIRED.ANY */ |
66 | FIXED_EVENT_CONSTRAINT(0x003c, 1), /* CPU_CLK_UNHALTED.CORE */ | |
67 | /* FIXED_EVENT_CONSTRAINT(0x013c, 2), CPU_CLK_UNHALTED.REF */ | |
f22f54f4 PZ |
68 | INTEL_EVENT_CONSTRAINT(0x40, 0x3), /* L1D_CACHE_LD */ |
69 | INTEL_EVENT_CONSTRAINT(0x41, 0x3), /* L1D_CACHE_ST */ | |
70 | INTEL_EVENT_CONSTRAINT(0x42, 0x3), /* L1D_CACHE_LOCK */ | |
71 | INTEL_EVENT_CONSTRAINT(0x43, 0x3), /* L1D_ALL_REF */ | |
72 | INTEL_EVENT_CONSTRAINT(0x48, 0x3), /* L1D_PEND_MISS */ | |
73 | INTEL_EVENT_CONSTRAINT(0x4e, 0x3), /* L1D_PREFETCH */ | |
74 | INTEL_EVENT_CONSTRAINT(0x51, 0x3), /* L1D */ | |
75 | INTEL_EVENT_CONSTRAINT(0x63, 0x3), /* CACHE_LOCK_CYCLES */ | |
76 | EVENT_CONSTRAINT_END | |
77 | }; | |
78 | ||
5c543e3c | 79 | static struct extra_reg intel_nehalem_extra_regs[] __read_mostly = |
a7e3ed1e | 80 | { |
efc9f05d | 81 | INTEL_EVENT_EXTRA_REG(0xb7, MSR_OFFCORE_RSP_0, 0xffff, RSP_0), |
a7e3ed1e AK |
82 | EVENT_EXTRA_END |
83 | }; | |
84 | ||
5c543e3c | 85 | static struct event_constraint intel_westmere_event_constraints[] __read_mostly = |
f22f54f4 | 86 | { |
b622d644 PZ |
87 | FIXED_EVENT_CONSTRAINT(0x00c0, 0), /* INST_RETIRED.ANY */ |
88 | FIXED_EVENT_CONSTRAINT(0x003c, 1), /* CPU_CLK_UNHALTED.CORE */ | |
89 | /* FIXED_EVENT_CONSTRAINT(0x013c, 2), CPU_CLK_UNHALTED.REF */ | |
f22f54f4 PZ |
90 | INTEL_EVENT_CONSTRAINT(0x51, 0x3), /* L1D */ |
91 | INTEL_EVENT_CONSTRAINT(0x60, 0x1), /* OFFCORE_REQUESTS_OUTSTANDING */ | |
92 | INTEL_EVENT_CONSTRAINT(0x63, 0x3), /* CACHE_LOCK_CYCLES */ | |
d1100770 | 93 | INTEL_EVENT_CONSTRAINT(0xb3, 0x1), /* SNOOPQ_REQUEST_OUTSTANDING */ |
f22f54f4 PZ |
94 | EVENT_CONSTRAINT_END |
95 | }; | |
96 | ||
5c543e3c | 97 | static struct event_constraint intel_snb_event_constraints[] __read_mostly = |
b06b3d49 LM |
98 | { |
99 | FIXED_EVENT_CONSTRAINT(0x00c0, 0), /* INST_RETIRED.ANY */ | |
100 | FIXED_EVENT_CONSTRAINT(0x003c, 1), /* CPU_CLK_UNHALTED.CORE */ | |
101 | /* FIXED_EVENT_CONSTRAINT(0x013c, 2), CPU_CLK_UNHALTED.REF */ | |
102 | INTEL_EVENT_CONSTRAINT(0x48, 0x4), /* L1D_PEND_MISS.PENDING */ | |
b06b3d49 LM |
103 | INTEL_UEVENT_CONSTRAINT(0x01c0, 0x2), /* INST_RETIRED.PREC_DIST */ |
104 | INTEL_EVENT_CONSTRAINT(0xcd, 0x8), /* MEM_TRANS_RETIRED.LOAD_LATENCY */ | |
105 | EVENT_CONSTRAINT_END | |
106 | }; | |
107 | ||
5c543e3c | 108 | static struct extra_reg intel_westmere_extra_regs[] __read_mostly = |
a7e3ed1e | 109 | { |
efc9f05d SE |
110 | INTEL_EVENT_EXTRA_REG(0xb7, MSR_OFFCORE_RSP_0, 0xffff, RSP_0), |
111 | INTEL_EVENT_EXTRA_REG(0xbb, MSR_OFFCORE_RSP_1, 0xffff, RSP_1), | |
a7e3ed1e AK |
112 | EVENT_EXTRA_END |
113 | }; | |
114 | ||
0af3ac1f AK |
115 | static struct event_constraint intel_v1_event_constraints[] __read_mostly = |
116 | { | |
117 | EVENT_CONSTRAINT_END | |
118 | }; | |
119 | ||
5c543e3c | 120 | static struct event_constraint intel_gen_event_constraints[] __read_mostly = |
f22f54f4 | 121 | { |
b622d644 PZ |
122 | FIXED_EVENT_CONSTRAINT(0x00c0, 0), /* INST_RETIRED.ANY */ |
123 | FIXED_EVENT_CONSTRAINT(0x003c, 1), /* CPU_CLK_UNHALTED.CORE */ | |
124 | /* FIXED_EVENT_CONSTRAINT(0x013c, 2), CPU_CLK_UNHALTED.REF */ | |
f22f54f4 PZ |
125 | EVENT_CONSTRAINT_END |
126 | }; | |
127 | ||
ee89cbc2 SE |
128 | static struct extra_reg intel_snb_extra_regs[] __read_mostly = { |
129 | INTEL_EVENT_EXTRA_REG(0xb7, MSR_OFFCORE_RSP_0, 0x3fffffffffull, RSP_0), | |
130 | INTEL_EVENT_EXTRA_REG(0xbb, MSR_OFFCORE_RSP_1, 0x3fffffffffull, RSP_1), | |
131 | EVENT_EXTRA_END | |
132 | }; | |
133 | ||
f22f54f4 PZ |
134 | static u64 intel_pmu_event_map(int hw_event) |
135 | { | |
136 | return intel_perfmon_event_map[hw_event]; | |
137 | } | |
138 | ||
b06b3d49 LM |
139 | static __initconst const u64 snb_hw_cache_event_ids |
140 | [PERF_COUNT_HW_CACHE_MAX] | |
141 | [PERF_COUNT_HW_CACHE_OP_MAX] | |
142 | [PERF_COUNT_HW_CACHE_RESULT_MAX] = | |
143 | { | |
144 | [ C(L1D) ] = { | |
145 | [ C(OP_READ) ] = { | |
146 | [ C(RESULT_ACCESS) ] = 0xf1d0, /* MEM_UOP_RETIRED.LOADS */ | |
147 | [ C(RESULT_MISS) ] = 0x0151, /* L1D.REPLACEMENT */ | |
148 | }, | |
149 | [ C(OP_WRITE) ] = { | |
150 | [ C(RESULT_ACCESS) ] = 0xf2d0, /* MEM_UOP_RETIRED.STORES */ | |
151 | [ C(RESULT_MISS) ] = 0x0851, /* L1D.ALL_M_REPLACEMENT */ | |
152 | }, | |
153 | [ C(OP_PREFETCH) ] = { | |
154 | [ C(RESULT_ACCESS) ] = 0x0, | |
155 | [ C(RESULT_MISS) ] = 0x024e, /* HW_PRE_REQ.DL1_MISS */ | |
156 | }, | |
157 | }, | |
158 | [ C(L1I ) ] = { | |
159 | [ C(OP_READ) ] = { | |
160 | [ C(RESULT_ACCESS) ] = 0x0, | |
161 | [ C(RESULT_MISS) ] = 0x0280, /* ICACHE.MISSES */ | |
162 | }, | |
163 | [ C(OP_WRITE) ] = { | |
164 | [ C(RESULT_ACCESS) ] = -1, | |
165 | [ C(RESULT_MISS) ] = -1, | |
166 | }, | |
167 | [ C(OP_PREFETCH) ] = { | |
168 | [ C(RESULT_ACCESS) ] = 0x0, | |
169 | [ C(RESULT_MISS) ] = 0x0, | |
170 | }, | |
171 | }, | |
172 | [ C(LL ) ] = { | |
b06b3d49 | 173 | [ C(OP_READ) ] = { |
63b6a675 | 174 | /* OFFCORE_RESPONSE.ANY_DATA.LOCAL_CACHE */ |
b06b3d49 | 175 | [ C(RESULT_ACCESS) ] = 0x01b7, |
63b6a675 PZ |
176 | /* OFFCORE_RESPONSE.ANY_DATA.ANY_LLC_MISS */ |
177 | [ C(RESULT_MISS) ] = 0x01b7, | |
b06b3d49 LM |
178 | }, |
179 | [ C(OP_WRITE) ] = { | |
63b6a675 | 180 | /* OFFCORE_RESPONSE.ANY_RFO.LOCAL_CACHE */ |
b06b3d49 | 181 | [ C(RESULT_ACCESS) ] = 0x01b7, |
63b6a675 PZ |
182 | /* OFFCORE_RESPONSE.ANY_RFO.ANY_LLC_MISS */ |
183 | [ C(RESULT_MISS) ] = 0x01b7, | |
b06b3d49 LM |
184 | }, |
185 | [ C(OP_PREFETCH) ] = { | |
63b6a675 | 186 | /* OFFCORE_RESPONSE.PREFETCH.LOCAL_CACHE */ |
b06b3d49 | 187 | [ C(RESULT_ACCESS) ] = 0x01b7, |
63b6a675 PZ |
188 | /* OFFCORE_RESPONSE.PREFETCH.ANY_LLC_MISS */ |
189 | [ C(RESULT_MISS) ] = 0x01b7, | |
b06b3d49 LM |
190 | }, |
191 | }, | |
192 | [ C(DTLB) ] = { | |
193 | [ C(OP_READ) ] = { | |
194 | [ C(RESULT_ACCESS) ] = 0x81d0, /* MEM_UOP_RETIRED.ALL_LOADS */ | |
195 | [ C(RESULT_MISS) ] = 0x0108, /* DTLB_LOAD_MISSES.CAUSES_A_WALK */ | |
196 | }, | |
197 | [ C(OP_WRITE) ] = { | |
198 | [ C(RESULT_ACCESS) ] = 0x82d0, /* MEM_UOP_RETIRED.ALL_STORES */ | |
199 | [ C(RESULT_MISS) ] = 0x0149, /* DTLB_STORE_MISSES.MISS_CAUSES_A_WALK */ | |
200 | }, | |
201 | [ C(OP_PREFETCH) ] = { | |
202 | [ C(RESULT_ACCESS) ] = 0x0, | |
203 | [ C(RESULT_MISS) ] = 0x0, | |
204 | }, | |
205 | }, | |
206 | [ C(ITLB) ] = { | |
207 | [ C(OP_READ) ] = { | |
208 | [ C(RESULT_ACCESS) ] = 0x1085, /* ITLB_MISSES.STLB_HIT */ | |
209 | [ C(RESULT_MISS) ] = 0x0185, /* ITLB_MISSES.CAUSES_A_WALK */ | |
210 | }, | |
211 | [ C(OP_WRITE) ] = { | |
212 | [ C(RESULT_ACCESS) ] = -1, | |
213 | [ C(RESULT_MISS) ] = -1, | |
214 | }, | |
215 | [ C(OP_PREFETCH) ] = { | |
216 | [ C(RESULT_ACCESS) ] = -1, | |
217 | [ C(RESULT_MISS) ] = -1, | |
218 | }, | |
219 | }, | |
220 | [ C(BPU ) ] = { | |
221 | [ C(OP_READ) ] = { | |
222 | [ C(RESULT_ACCESS) ] = 0x00c4, /* BR_INST_RETIRED.ALL_BRANCHES */ | |
223 | [ C(RESULT_MISS) ] = 0x00c5, /* BR_MISP_RETIRED.ALL_BRANCHES */ | |
224 | }, | |
225 | [ C(OP_WRITE) ] = { | |
226 | [ C(RESULT_ACCESS) ] = -1, | |
227 | [ C(RESULT_MISS) ] = -1, | |
228 | }, | |
229 | [ C(OP_PREFETCH) ] = { | |
230 | [ C(RESULT_ACCESS) ] = -1, | |
231 | [ C(RESULT_MISS) ] = -1, | |
232 | }, | |
233 | }, | |
89d6c0b5 PZ |
234 | [ C(NODE) ] = { |
235 | [ C(OP_READ) ] = { | |
236 | [ C(RESULT_ACCESS) ] = -1, | |
237 | [ C(RESULT_MISS) ] = -1, | |
238 | }, | |
239 | [ C(OP_WRITE) ] = { | |
240 | [ C(RESULT_ACCESS) ] = -1, | |
241 | [ C(RESULT_MISS) ] = -1, | |
242 | }, | |
243 | [ C(OP_PREFETCH) ] = { | |
244 | [ C(RESULT_ACCESS) ] = -1, | |
245 | [ C(RESULT_MISS) ] = -1, | |
246 | }, | |
247 | }, | |
248 | ||
b06b3d49 LM |
249 | }; |
250 | ||
caaa8be3 | 251 | static __initconst const u64 westmere_hw_cache_event_ids |
f22f54f4 PZ |
252 | [PERF_COUNT_HW_CACHE_MAX] |
253 | [PERF_COUNT_HW_CACHE_OP_MAX] | |
254 | [PERF_COUNT_HW_CACHE_RESULT_MAX] = | |
255 | { | |
256 | [ C(L1D) ] = { | |
257 | [ C(OP_READ) ] = { | |
258 | [ C(RESULT_ACCESS) ] = 0x010b, /* MEM_INST_RETIRED.LOADS */ | |
259 | [ C(RESULT_MISS) ] = 0x0151, /* L1D.REPL */ | |
260 | }, | |
261 | [ C(OP_WRITE) ] = { | |
262 | [ C(RESULT_ACCESS) ] = 0x020b, /* MEM_INST_RETURED.STORES */ | |
263 | [ C(RESULT_MISS) ] = 0x0251, /* L1D.M_REPL */ | |
264 | }, | |
265 | [ C(OP_PREFETCH) ] = { | |
266 | [ C(RESULT_ACCESS) ] = 0x014e, /* L1D_PREFETCH.REQUESTS */ | |
267 | [ C(RESULT_MISS) ] = 0x024e, /* L1D_PREFETCH.MISS */ | |
268 | }, | |
269 | }, | |
270 | [ C(L1I ) ] = { | |
271 | [ C(OP_READ) ] = { | |
272 | [ C(RESULT_ACCESS) ] = 0x0380, /* L1I.READS */ | |
273 | [ C(RESULT_MISS) ] = 0x0280, /* L1I.MISSES */ | |
274 | }, | |
275 | [ C(OP_WRITE) ] = { | |
276 | [ C(RESULT_ACCESS) ] = -1, | |
277 | [ C(RESULT_MISS) ] = -1, | |
278 | }, | |
279 | [ C(OP_PREFETCH) ] = { | |
280 | [ C(RESULT_ACCESS) ] = 0x0, | |
281 | [ C(RESULT_MISS) ] = 0x0, | |
282 | }, | |
283 | }, | |
284 | [ C(LL ) ] = { | |
285 | [ C(OP_READ) ] = { | |
63b6a675 | 286 | /* OFFCORE_RESPONSE.ANY_DATA.LOCAL_CACHE */ |
e994d7d2 | 287 | [ C(RESULT_ACCESS) ] = 0x01b7, |
63b6a675 PZ |
288 | /* OFFCORE_RESPONSE.ANY_DATA.ANY_LLC_MISS */ |
289 | [ C(RESULT_MISS) ] = 0x01b7, | |
f22f54f4 | 290 | }, |
e994d7d2 AK |
291 | /* |
292 | * Use RFO, not WRITEBACK, because a write miss would typically occur | |
293 | * on RFO. | |
294 | */ | |
f22f54f4 | 295 | [ C(OP_WRITE) ] = { |
63b6a675 PZ |
296 | /* OFFCORE_RESPONSE.ANY_RFO.LOCAL_CACHE */ |
297 | [ C(RESULT_ACCESS) ] = 0x01b7, | |
298 | /* OFFCORE_RESPONSE.ANY_RFO.ANY_LLC_MISS */ | |
e994d7d2 | 299 | [ C(RESULT_MISS) ] = 0x01b7, |
f22f54f4 PZ |
300 | }, |
301 | [ C(OP_PREFETCH) ] = { | |
63b6a675 | 302 | /* OFFCORE_RESPONSE.PREFETCH.LOCAL_CACHE */ |
e994d7d2 | 303 | [ C(RESULT_ACCESS) ] = 0x01b7, |
63b6a675 PZ |
304 | /* OFFCORE_RESPONSE.PREFETCH.ANY_LLC_MISS */ |
305 | [ C(RESULT_MISS) ] = 0x01b7, | |
f22f54f4 PZ |
306 | }, |
307 | }, | |
308 | [ C(DTLB) ] = { | |
309 | [ C(OP_READ) ] = { | |
310 | [ C(RESULT_ACCESS) ] = 0x010b, /* MEM_INST_RETIRED.LOADS */ | |
311 | [ C(RESULT_MISS) ] = 0x0108, /* DTLB_LOAD_MISSES.ANY */ | |
312 | }, | |
313 | [ C(OP_WRITE) ] = { | |
314 | [ C(RESULT_ACCESS) ] = 0x020b, /* MEM_INST_RETURED.STORES */ | |
315 | [ C(RESULT_MISS) ] = 0x010c, /* MEM_STORE_RETIRED.DTLB_MISS */ | |
316 | }, | |
317 | [ C(OP_PREFETCH) ] = { | |
318 | [ C(RESULT_ACCESS) ] = 0x0, | |
319 | [ C(RESULT_MISS) ] = 0x0, | |
320 | }, | |
321 | }, | |
322 | [ C(ITLB) ] = { | |
323 | [ C(OP_READ) ] = { | |
324 | [ C(RESULT_ACCESS) ] = 0x01c0, /* INST_RETIRED.ANY_P */ | |
325 | [ C(RESULT_MISS) ] = 0x0185, /* ITLB_MISSES.ANY */ | |
326 | }, | |
327 | [ C(OP_WRITE) ] = { | |
328 | [ C(RESULT_ACCESS) ] = -1, | |
329 | [ C(RESULT_MISS) ] = -1, | |
330 | }, | |
331 | [ C(OP_PREFETCH) ] = { | |
332 | [ C(RESULT_ACCESS) ] = -1, | |
333 | [ C(RESULT_MISS) ] = -1, | |
334 | }, | |
335 | }, | |
336 | [ C(BPU ) ] = { | |
337 | [ C(OP_READ) ] = { | |
338 | [ C(RESULT_ACCESS) ] = 0x00c4, /* BR_INST_RETIRED.ALL_BRANCHES */ | |
339 | [ C(RESULT_MISS) ] = 0x03e8, /* BPU_CLEARS.ANY */ | |
340 | }, | |
341 | [ C(OP_WRITE) ] = { | |
342 | [ C(RESULT_ACCESS) ] = -1, | |
343 | [ C(RESULT_MISS) ] = -1, | |
344 | }, | |
345 | [ C(OP_PREFETCH) ] = { | |
346 | [ C(RESULT_ACCESS) ] = -1, | |
347 | [ C(RESULT_MISS) ] = -1, | |
348 | }, | |
349 | }, | |
89d6c0b5 PZ |
350 | [ C(NODE) ] = { |
351 | [ C(OP_READ) ] = { | |
352 | [ C(RESULT_ACCESS) ] = 0x01b7, | |
353 | [ C(RESULT_MISS) ] = 0x01b7, | |
354 | }, | |
355 | [ C(OP_WRITE) ] = { | |
356 | [ C(RESULT_ACCESS) ] = 0x01b7, | |
357 | [ C(RESULT_MISS) ] = 0x01b7, | |
358 | }, | |
359 | [ C(OP_PREFETCH) ] = { | |
360 | [ C(RESULT_ACCESS) ] = 0x01b7, | |
361 | [ C(RESULT_MISS) ] = 0x01b7, | |
362 | }, | |
363 | }, | |
f22f54f4 PZ |
364 | }; |
365 | ||
e994d7d2 | 366 | /* |
63b6a675 PZ |
367 | * Nehalem/Westmere MSR_OFFCORE_RESPONSE bits; |
368 | * See IA32 SDM Vol 3B 30.6.1.3 | |
e994d7d2 AK |
369 | */ |
370 | ||
63b6a675 PZ |
371 | #define NHM_DMND_DATA_RD (1 << 0) |
372 | #define NHM_DMND_RFO (1 << 1) | |
373 | #define NHM_DMND_IFETCH (1 << 2) | |
374 | #define NHM_DMND_WB (1 << 3) | |
375 | #define NHM_PF_DATA_RD (1 << 4) | |
376 | #define NHM_PF_DATA_RFO (1 << 5) | |
377 | #define NHM_PF_IFETCH (1 << 6) | |
378 | #define NHM_OFFCORE_OTHER (1 << 7) | |
379 | #define NHM_UNCORE_HIT (1 << 8) | |
380 | #define NHM_OTHER_CORE_HIT_SNP (1 << 9) | |
381 | #define NHM_OTHER_CORE_HITM (1 << 10) | |
382 | /* reserved */ | |
383 | #define NHM_REMOTE_CACHE_FWD (1 << 12) | |
384 | #define NHM_REMOTE_DRAM (1 << 13) | |
385 | #define NHM_LOCAL_DRAM (1 << 14) | |
386 | #define NHM_NON_DRAM (1 << 15) | |
387 | ||
388 | #define NHM_ALL_DRAM (NHM_REMOTE_DRAM|NHM_LOCAL_DRAM) | |
389 | ||
390 | #define NHM_DMND_READ (NHM_DMND_DATA_RD) | |
391 | #define NHM_DMND_WRITE (NHM_DMND_RFO|NHM_DMND_WB) | |
392 | #define NHM_DMND_PREFETCH (NHM_PF_DATA_RD|NHM_PF_DATA_RFO) | |
393 | ||
394 | #define NHM_L3_HIT (NHM_UNCORE_HIT|NHM_OTHER_CORE_HIT_SNP|NHM_OTHER_CORE_HITM) | |
395 | #define NHM_L3_MISS (NHM_NON_DRAM|NHM_ALL_DRAM|NHM_REMOTE_CACHE_FWD) | |
396 | #define NHM_L3_ACCESS (NHM_L3_HIT|NHM_L3_MISS) | |
e994d7d2 AK |
397 | |
398 | static __initconst const u64 nehalem_hw_cache_extra_regs | |
399 | [PERF_COUNT_HW_CACHE_MAX] | |
400 | [PERF_COUNT_HW_CACHE_OP_MAX] | |
401 | [PERF_COUNT_HW_CACHE_RESULT_MAX] = | |
402 | { | |
403 | [ C(LL ) ] = { | |
404 | [ C(OP_READ) ] = { | |
63b6a675 PZ |
405 | [ C(RESULT_ACCESS) ] = NHM_DMND_READ|NHM_L3_ACCESS, |
406 | [ C(RESULT_MISS) ] = NHM_DMND_READ|NHM_L3_MISS, | |
e994d7d2 AK |
407 | }, |
408 | [ C(OP_WRITE) ] = { | |
63b6a675 PZ |
409 | [ C(RESULT_ACCESS) ] = NHM_DMND_WRITE|NHM_L3_ACCESS, |
410 | [ C(RESULT_MISS) ] = NHM_DMND_WRITE|NHM_L3_MISS, | |
e994d7d2 AK |
411 | }, |
412 | [ C(OP_PREFETCH) ] = { | |
63b6a675 PZ |
413 | [ C(RESULT_ACCESS) ] = NHM_DMND_PREFETCH|NHM_L3_ACCESS, |
414 | [ C(RESULT_MISS) ] = NHM_DMND_PREFETCH|NHM_L3_MISS, | |
e994d7d2 | 415 | }, |
89d6c0b5 PZ |
416 | }, |
417 | [ C(NODE) ] = { | |
418 | [ C(OP_READ) ] = { | |
419 | [ C(RESULT_ACCESS) ] = NHM_DMND_READ|NHM_ALL_DRAM, | |
420 | [ C(RESULT_MISS) ] = NHM_DMND_READ|NHM_REMOTE_DRAM, | |
421 | }, | |
422 | [ C(OP_WRITE) ] = { | |
423 | [ C(RESULT_ACCESS) ] = NHM_DMND_WRITE|NHM_ALL_DRAM, | |
424 | [ C(RESULT_MISS) ] = NHM_DMND_WRITE|NHM_REMOTE_DRAM, | |
425 | }, | |
426 | [ C(OP_PREFETCH) ] = { | |
427 | [ C(RESULT_ACCESS) ] = NHM_DMND_PREFETCH|NHM_ALL_DRAM, | |
428 | [ C(RESULT_MISS) ] = NHM_DMND_PREFETCH|NHM_REMOTE_DRAM, | |
429 | }, | |
430 | }, | |
e994d7d2 AK |
431 | }; |
432 | ||
caaa8be3 | 433 | static __initconst const u64 nehalem_hw_cache_event_ids |
f22f54f4 PZ |
434 | [PERF_COUNT_HW_CACHE_MAX] |
435 | [PERF_COUNT_HW_CACHE_OP_MAX] | |
436 | [PERF_COUNT_HW_CACHE_RESULT_MAX] = | |
437 | { | |
438 | [ C(L1D) ] = { | |
439 | [ C(OP_READ) ] = { | |
f4929bd3 PZ |
440 | [ C(RESULT_ACCESS) ] = 0x010b, /* MEM_INST_RETIRED.LOADS */ |
441 | [ C(RESULT_MISS) ] = 0x0151, /* L1D.REPL */ | |
f22f54f4 PZ |
442 | }, |
443 | [ C(OP_WRITE) ] = { | |
f4929bd3 PZ |
444 | [ C(RESULT_ACCESS) ] = 0x020b, /* MEM_INST_RETURED.STORES */ |
445 | [ C(RESULT_MISS) ] = 0x0251, /* L1D.M_REPL */ | |
f22f54f4 PZ |
446 | }, |
447 | [ C(OP_PREFETCH) ] = { | |
448 | [ C(RESULT_ACCESS) ] = 0x014e, /* L1D_PREFETCH.REQUESTS */ | |
449 | [ C(RESULT_MISS) ] = 0x024e, /* L1D_PREFETCH.MISS */ | |
450 | }, | |
451 | }, | |
452 | [ C(L1I ) ] = { | |
453 | [ C(OP_READ) ] = { | |
454 | [ C(RESULT_ACCESS) ] = 0x0380, /* L1I.READS */ | |
455 | [ C(RESULT_MISS) ] = 0x0280, /* L1I.MISSES */ | |
456 | }, | |
457 | [ C(OP_WRITE) ] = { | |
458 | [ C(RESULT_ACCESS) ] = -1, | |
459 | [ C(RESULT_MISS) ] = -1, | |
460 | }, | |
461 | [ C(OP_PREFETCH) ] = { | |
462 | [ C(RESULT_ACCESS) ] = 0x0, | |
463 | [ C(RESULT_MISS) ] = 0x0, | |
464 | }, | |
465 | }, | |
466 | [ C(LL ) ] = { | |
467 | [ C(OP_READ) ] = { | |
e994d7d2 AK |
468 | /* OFFCORE_RESPONSE.ANY_DATA.LOCAL_CACHE */ |
469 | [ C(RESULT_ACCESS) ] = 0x01b7, | |
470 | /* OFFCORE_RESPONSE.ANY_DATA.ANY_LLC_MISS */ | |
471 | [ C(RESULT_MISS) ] = 0x01b7, | |
f22f54f4 | 472 | }, |
e994d7d2 AK |
473 | /* |
474 | * Use RFO, not WRITEBACK, because a write miss would typically occur | |
475 | * on RFO. | |
476 | */ | |
f22f54f4 | 477 | [ C(OP_WRITE) ] = { |
e994d7d2 AK |
478 | /* OFFCORE_RESPONSE.ANY_RFO.LOCAL_CACHE */ |
479 | [ C(RESULT_ACCESS) ] = 0x01b7, | |
480 | /* OFFCORE_RESPONSE.ANY_RFO.ANY_LLC_MISS */ | |
481 | [ C(RESULT_MISS) ] = 0x01b7, | |
f22f54f4 PZ |
482 | }, |
483 | [ C(OP_PREFETCH) ] = { | |
e994d7d2 AK |
484 | /* OFFCORE_RESPONSE.PREFETCH.LOCAL_CACHE */ |
485 | [ C(RESULT_ACCESS) ] = 0x01b7, | |
486 | /* OFFCORE_RESPONSE.PREFETCH.ANY_LLC_MISS */ | |
487 | [ C(RESULT_MISS) ] = 0x01b7, | |
f22f54f4 PZ |
488 | }, |
489 | }, | |
490 | [ C(DTLB) ] = { | |
491 | [ C(OP_READ) ] = { | |
492 | [ C(RESULT_ACCESS) ] = 0x0f40, /* L1D_CACHE_LD.MESI (alias) */ | |
493 | [ C(RESULT_MISS) ] = 0x0108, /* DTLB_LOAD_MISSES.ANY */ | |
494 | }, | |
495 | [ C(OP_WRITE) ] = { | |
496 | [ C(RESULT_ACCESS) ] = 0x0f41, /* L1D_CACHE_ST.MESI (alias) */ | |
497 | [ C(RESULT_MISS) ] = 0x010c, /* MEM_STORE_RETIRED.DTLB_MISS */ | |
498 | }, | |
499 | [ C(OP_PREFETCH) ] = { | |
500 | [ C(RESULT_ACCESS) ] = 0x0, | |
501 | [ C(RESULT_MISS) ] = 0x0, | |
502 | }, | |
503 | }, | |
504 | [ C(ITLB) ] = { | |
505 | [ C(OP_READ) ] = { | |
506 | [ C(RESULT_ACCESS) ] = 0x01c0, /* INST_RETIRED.ANY_P */ | |
507 | [ C(RESULT_MISS) ] = 0x20c8, /* ITLB_MISS_RETIRED */ | |
508 | }, | |
509 | [ C(OP_WRITE) ] = { | |
510 | [ C(RESULT_ACCESS) ] = -1, | |
511 | [ C(RESULT_MISS) ] = -1, | |
512 | }, | |
513 | [ C(OP_PREFETCH) ] = { | |
514 | [ C(RESULT_ACCESS) ] = -1, | |
515 | [ C(RESULT_MISS) ] = -1, | |
516 | }, | |
517 | }, | |
518 | [ C(BPU ) ] = { | |
519 | [ C(OP_READ) ] = { | |
520 | [ C(RESULT_ACCESS) ] = 0x00c4, /* BR_INST_RETIRED.ALL_BRANCHES */ | |
521 | [ C(RESULT_MISS) ] = 0x03e8, /* BPU_CLEARS.ANY */ | |
522 | }, | |
523 | [ C(OP_WRITE) ] = { | |
524 | [ C(RESULT_ACCESS) ] = -1, | |
525 | [ C(RESULT_MISS) ] = -1, | |
526 | }, | |
527 | [ C(OP_PREFETCH) ] = { | |
528 | [ C(RESULT_ACCESS) ] = -1, | |
529 | [ C(RESULT_MISS) ] = -1, | |
530 | }, | |
531 | }, | |
89d6c0b5 PZ |
532 | [ C(NODE) ] = { |
533 | [ C(OP_READ) ] = { | |
534 | [ C(RESULT_ACCESS) ] = 0x01b7, | |
535 | [ C(RESULT_MISS) ] = 0x01b7, | |
536 | }, | |
537 | [ C(OP_WRITE) ] = { | |
538 | [ C(RESULT_ACCESS) ] = 0x01b7, | |
539 | [ C(RESULT_MISS) ] = 0x01b7, | |
540 | }, | |
541 | [ C(OP_PREFETCH) ] = { | |
542 | [ C(RESULT_ACCESS) ] = 0x01b7, | |
543 | [ C(RESULT_MISS) ] = 0x01b7, | |
544 | }, | |
545 | }, | |
f22f54f4 PZ |
546 | }; |
547 | ||
caaa8be3 | 548 | static __initconst const u64 core2_hw_cache_event_ids |
f22f54f4 PZ |
549 | [PERF_COUNT_HW_CACHE_MAX] |
550 | [PERF_COUNT_HW_CACHE_OP_MAX] | |
551 | [PERF_COUNT_HW_CACHE_RESULT_MAX] = | |
552 | { | |
553 | [ C(L1D) ] = { | |
554 | [ C(OP_READ) ] = { | |
555 | [ C(RESULT_ACCESS) ] = 0x0f40, /* L1D_CACHE_LD.MESI */ | |
556 | [ C(RESULT_MISS) ] = 0x0140, /* L1D_CACHE_LD.I_STATE */ | |
557 | }, | |
558 | [ C(OP_WRITE) ] = { | |
559 | [ C(RESULT_ACCESS) ] = 0x0f41, /* L1D_CACHE_ST.MESI */ | |
560 | [ C(RESULT_MISS) ] = 0x0141, /* L1D_CACHE_ST.I_STATE */ | |
561 | }, | |
562 | [ C(OP_PREFETCH) ] = { | |
563 | [ C(RESULT_ACCESS) ] = 0x104e, /* L1D_PREFETCH.REQUESTS */ | |
564 | [ C(RESULT_MISS) ] = 0, | |
565 | }, | |
566 | }, | |
567 | [ C(L1I ) ] = { | |
568 | [ C(OP_READ) ] = { | |
569 | [ C(RESULT_ACCESS) ] = 0x0080, /* L1I.READS */ | |
570 | [ C(RESULT_MISS) ] = 0x0081, /* L1I.MISSES */ | |
571 | }, | |
572 | [ C(OP_WRITE) ] = { | |
573 | [ C(RESULT_ACCESS) ] = -1, | |
574 | [ C(RESULT_MISS) ] = -1, | |
575 | }, | |
576 | [ C(OP_PREFETCH) ] = { | |
577 | [ C(RESULT_ACCESS) ] = 0, | |
578 | [ C(RESULT_MISS) ] = 0, | |
579 | }, | |
580 | }, | |
581 | [ C(LL ) ] = { | |
582 | [ C(OP_READ) ] = { | |
583 | [ C(RESULT_ACCESS) ] = 0x4f29, /* L2_LD.MESI */ | |
584 | [ C(RESULT_MISS) ] = 0x4129, /* L2_LD.ISTATE */ | |
585 | }, | |
586 | [ C(OP_WRITE) ] = { | |
587 | [ C(RESULT_ACCESS) ] = 0x4f2A, /* L2_ST.MESI */ | |
588 | [ C(RESULT_MISS) ] = 0x412A, /* L2_ST.ISTATE */ | |
589 | }, | |
590 | [ C(OP_PREFETCH) ] = { | |
591 | [ C(RESULT_ACCESS) ] = 0, | |
592 | [ C(RESULT_MISS) ] = 0, | |
593 | }, | |
594 | }, | |
595 | [ C(DTLB) ] = { | |
596 | [ C(OP_READ) ] = { | |
597 | [ C(RESULT_ACCESS) ] = 0x0f40, /* L1D_CACHE_LD.MESI (alias) */ | |
598 | [ C(RESULT_MISS) ] = 0x0208, /* DTLB_MISSES.MISS_LD */ | |
599 | }, | |
600 | [ C(OP_WRITE) ] = { | |
601 | [ C(RESULT_ACCESS) ] = 0x0f41, /* L1D_CACHE_ST.MESI (alias) */ | |
602 | [ C(RESULT_MISS) ] = 0x0808, /* DTLB_MISSES.MISS_ST */ | |
603 | }, | |
604 | [ C(OP_PREFETCH) ] = { | |
605 | [ C(RESULT_ACCESS) ] = 0, | |
606 | [ C(RESULT_MISS) ] = 0, | |
607 | }, | |
608 | }, | |
609 | [ C(ITLB) ] = { | |
610 | [ C(OP_READ) ] = { | |
611 | [ C(RESULT_ACCESS) ] = 0x00c0, /* INST_RETIRED.ANY_P */ | |
612 | [ C(RESULT_MISS) ] = 0x1282, /* ITLBMISSES */ | |
613 | }, | |
614 | [ C(OP_WRITE) ] = { | |
615 | [ C(RESULT_ACCESS) ] = -1, | |
616 | [ C(RESULT_MISS) ] = -1, | |
617 | }, | |
618 | [ C(OP_PREFETCH) ] = { | |
619 | [ C(RESULT_ACCESS) ] = -1, | |
620 | [ C(RESULT_MISS) ] = -1, | |
621 | }, | |
622 | }, | |
623 | [ C(BPU ) ] = { | |
624 | [ C(OP_READ) ] = { | |
625 | [ C(RESULT_ACCESS) ] = 0x00c4, /* BR_INST_RETIRED.ANY */ | |
626 | [ C(RESULT_MISS) ] = 0x00c5, /* BP_INST_RETIRED.MISPRED */ | |
627 | }, | |
628 | [ C(OP_WRITE) ] = { | |
629 | [ C(RESULT_ACCESS) ] = -1, | |
630 | [ C(RESULT_MISS) ] = -1, | |
631 | }, | |
632 | [ C(OP_PREFETCH) ] = { | |
633 | [ C(RESULT_ACCESS) ] = -1, | |
634 | [ C(RESULT_MISS) ] = -1, | |
635 | }, | |
636 | }, | |
637 | }; | |
638 | ||
caaa8be3 | 639 | static __initconst const u64 atom_hw_cache_event_ids |
f22f54f4 PZ |
640 | [PERF_COUNT_HW_CACHE_MAX] |
641 | [PERF_COUNT_HW_CACHE_OP_MAX] | |
642 | [PERF_COUNT_HW_CACHE_RESULT_MAX] = | |
643 | { | |
644 | [ C(L1D) ] = { | |
645 | [ C(OP_READ) ] = { | |
646 | [ C(RESULT_ACCESS) ] = 0x2140, /* L1D_CACHE.LD */ | |
647 | [ C(RESULT_MISS) ] = 0, | |
648 | }, | |
649 | [ C(OP_WRITE) ] = { | |
650 | [ C(RESULT_ACCESS) ] = 0x2240, /* L1D_CACHE.ST */ | |
651 | [ C(RESULT_MISS) ] = 0, | |
652 | }, | |
653 | [ C(OP_PREFETCH) ] = { | |
654 | [ C(RESULT_ACCESS) ] = 0x0, | |
655 | [ C(RESULT_MISS) ] = 0, | |
656 | }, | |
657 | }, | |
658 | [ C(L1I ) ] = { | |
659 | [ C(OP_READ) ] = { | |
660 | [ C(RESULT_ACCESS) ] = 0x0380, /* L1I.READS */ | |
661 | [ C(RESULT_MISS) ] = 0x0280, /* L1I.MISSES */ | |
662 | }, | |
663 | [ C(OP_WRITE) ] = { | |
664 | [ C(RESULT_ACCESS) ] = -1, | |
665 | [ C(RESULT_MISS) ] = -1, | |
666 | }, | |
667 | [ C(OP_PREFETCH) ] = { | |
668 | [ C(RESULT_ACCESS) ] = 0, | |
669 | [ C(RESULT_MISS) ] = 0, | |
670 | }, | |
671 | }, | |
672 | [ C(LL ) ] = { | |
673 | [ C(OP_READ) ] = { | |
674 | [ C(RESULT_ACCESS) ] = 0x4f29, /* L2_LD.MESI */ | |
675 | [ C(RESULT_MISS) ] = 0x4129, /* L2_LD.ISTATE */ | |
676 | }, | |
677 | [ C(OP_WRITE) ] = { | |
678 | [ C(RESULT_ACCESS) ] = 0x4f2A, /* L2_ST.MESI */ | |
679 | [ C(RESULT_MISS) ] = 0x412A, /* L2_ST.ISTATE */ | |
680 | }, | |
681 | [ C(OP_PREFETCH) ] = { | |
682 | [ C(RESULT_ACCESS) ] = 0, | |
683 | [ C(RESULT_MISS) ] = 0, | |
684 | }, | |
685 | }, | |
686 | [ C(DTLB) ] = { | |
687 | [ C(OP_READ) ] = { | |
688 | [ C(RESULT_ACCESS) ] = 0x2140, /* L1D_CACHE_LD.MESI (alias) */ | |
689 | [ C(RESULT_MISS) ] = 0x0508, /* DTLB_MISSES.MISS_LD */ | |
690 | }, | |
691 | [ C(OP_WRITE) ] = { | |
692 | [ C(RESULT_ACCESS) ] = 0x2240, /* L1D_CACHE_ST.MESI (alias) */ | |
693 | [ C(RESULT_MISS) ] = 0x0608, /* DTLB_MISSES.MISS_ST */ | |
694 | }, | |
695 | [ C(OP_PREFETCH) ] = { | |
696 | [ C(RESULT_ACCESS) ] = 0, | |
697 | [ C(RESULT_MISS) ] = 0, | |
698 | }, | |
699 | }, | |
700 | [ C(ITLB) ] = { | |
701 | [ C(OP_READ) ] = { | |
702 | [ C(RESULT_ACCESS) ] = 0x00c0, /* INST_RETIRED.ANY_P */ | |
703 | [ C(RESULT_MISS) ] = 0x0282, /* ITLB.MISSES */ | |
704 | }, | |
705 | [ C(OP_WRITE) ] = { | |
706 | [ C(RESULT_ACCESS) ] = -1, | |
707 | [ C(RESULT_MISS) ] = -1, | |
708 | }, | |
709 | [ C(OP_PREFETCH) ] = { | |
710 | [ C(RESULT_ACCESS) ] = -1, | |
711 | [ C(RESULT_MISS) ] = -1, | |
712 | }, | |
713 | }, | |
714 | [ C(BPU ) ] = { | |
715 | [ C(OP_READ) ] = { | |
716 | [ C(RESULT_ACCESS) ] = 0x00c4, /* BR_INST_RETIRED.ANY */ | |
717 | [ C(RESULT_MISS) ] = 0x00c5, /* BP_INST_RETIRED.MISPRED */ | |
718 | }, | |
719 | [ C(OP_WRITE) ] = { | |
720 | [ C(RESULT_ACCESS) ] = -1, | |
721 | [ C(RESULT_MISS) ] = -1, | |
722 | }, | |
723 | [ C(OP_PREFETCH) ] = { | |
724 | [ C(RESULT_ACCESS) ] = -1, | |
725 | [ C(RESULT_MISS) ] = -1, | |
726 | }, | |
727 | }, | |
728 | }; | |
729 | ||
f22f54f4 PZ |
730 | static void intel_pmu_disable_all(void) |
731 | { | |
732 | struct cpu_hw_events *cpuc = &__get_cpu_var(cpu_hw_events); | |
733 | ||
734 | wrmsrl(MSR_CORE_PERF_GLOBAL_CTRL, 0); | |
735 | ||
736 | if (test_bit(X86_PMC_IDX_FIXED_BTS, cpuc->active_mask)) | |
737 | intel_pmu_disable_bts(); | |
ca037701 PZ |
738 | |
739 | intel_pmu_pebs_disable_all(); | |
caff2bef | 740 | intel_pmu_lbr_disable_all(); |
f22f54f4 PZ |
741 | } |
742 | ||
11164cd4 | 743 | static void intel_pmu_enable_all(int added) |
f22f54f4 PZ |
744 | { |
745 | struct cpu_hw_events *cpuc = &__get_cpu_var(cpu_hw_events); | |
746 | ||
d329527e PZ |
747 | intel_pmu_pebs_enable_all(); |
748 | intel_pmu_lbr_enable_all(); | |
f22f54f4 PZ |
749 | wrmsrl(MSR_CORE_PERF_GLOBAL_CTRL, x86_pmu.intel_ctrl); |
750 | ||
751 | if (test_bit(X86_PMC_IDX_FIXED_BTS, cpuc->active_mask)) { | |
752 | struct perf_event *event = | |
753 | cpuc->events[X86_PMC_IDX_FIXED_BTS]; | |
754 | ||
755 | if (WARN_ON_ONCE(!event)) | |
756 | return; | |
757 | ||
758 | intel_pmu_enable_bts(event->hw.config); | |
759 | } | |
760 | } | |
761 | ||
11164cd4 PZ |
762 | /* |
763 | * Workaround for: | |
764 | * Intel Errata AAK100 (model 26) | |
765 | * Intel Errata AAP53 (model 30) | |
40b91cd1 | 766 | * Intel Errata BD53 (model 44) |
11164cd4 | 767 | * |
351af072 ZY |
768 | * The official story: |
769 | * These chips need to be 'reset' when adding counters by programming the | |
770 | * magic three (non-counting) events 0x4300B5, 0x4300D2, and 0x4300B1 either | |
771 | * in sequence on the same PMC or on different PMCs. | |
772 | * | |
773 | * In practise it appears some of these events do in fact count, and | |
774 | * we need to programm all 4 events. | |
11164cd4 | 775 | */ |
351af072 | 776 | static void intel_pmu_nhm_workaround(void) |
11164cd4 | 777 | { |
351af072 ZY |
778 | struct cpu_hw_events *cpuc = &__get_cpu_var(cpu_hw_events); |
779 | static const unsigned long nhm_magic[4] = { | |
780 | 0x4300B5, | |
781 | 0x4300D2, | |
782 | 0x4300B1, | |
783 | 0x4300B1 | |
784 | }; | |
785 | struct perf_event *event; | |
786 | int i; | |
11164cd4 | 787 | |
351af072 ZY |
788 | /* |
789 | * The Errata requires below steps: | |
790 | * 1) Clear MSR_IA32_PEBS_ENABLE and MSR_CORE_PERF_GLOBAL_CTRL; | |
791 | * 2) Configure 4 PERFEVTSELx with the magic events and clear | |
792 | * the corresponding PMCx; | |
793 | * 3) set bit0~bit3 of MSR_CORE_PERF_GLOBAL_CTRL; | |
794 | * 4) Clear MSR_CORE_PERF_GLOBAL_CTRL; | |
795 | * 5) Clear 4 pairs of ERFEVTSELx and PMCx; | |
796 | */ | |
11164cd4 | 797 | |
351af072 ZY |
798 | /* |
799 | * The real steps we choose are a little different from above. | |
800 | * A) To reduce MSR operations, we don't run step 1) as they | |
801 | * are already cleared before this function is called; | |
802 | * B) Call x86_perf_event_update to save PMCx before configuring | |
803 | * PERFEVTSELx with magic number; | |
804 | * C) With step 5), we do clear only when the PERFEVTSELx is | |
805 | * not used currently. | |
806 | * D) Call x86_perf_event_set_period to restore PMCx; | |
807 | */ | |
11164cd4 | 808 | |
351af072 ZY |
809 | /* We always operate 4 pairs of PERF Counters */ |
810 | for (i = 0; i < 4; i++) { | |
811 | event = cpuc->events[i]; | |
812 | if (event) | |
813 | x86_perf_event_update(event); | |
814 | } | |
11164cd4 | 815 | |
351af072 ZY |
816 | for (i = 0; i < 4; i++) { |
817 | wrmsrl(MSR_ARCH_PERFMON_EVENTSEL0 + i, nhm_magic[i]); | |
818 | wrmsrl(MSR_ARCH_PERFMON_PERFCTR0 + i, 0x0); | |
819 | } | |
820 | ||
821 | wrmsrl(MSR_CORE_PERF_GLOBAL_CTRL, 0xf); | |
822 | wrmsrl(MSR_CORE_PERF_GLOBAL_CTRL, 0x0); | |
11164cd4 | 823 | |
351af072 ZY |
824 | for (i = 0; i < 4; i++) { |
825 | event = cpuc->events[i]; | |
826 | ||
827 | if (event) { | |
828 | x86_perf_event_set_period(event); | |
31fa58af | 829 | __x86_pmu_enable_event(&event->hw, |
351af072 ZY |
830 | ARCH_PERFMON_EVENTSEL_ENABLE); |
831 | } else | |
832 | wrmsrl(MSR_ARCH_PERFMON_EVENTSEL0 + i, 0x0); | |
11164cd4 | 833 | } |
351af072 ZY |
834 | } |
835 | ||
836 | static void intel_pmu_nhm_enable_all(int added) | |
837 | { | |
838 | if (added) | |
839 | intel_pmu_nhm_workaround(); | |
11164cd4 PZ |
840 | intel_pmu_enable_all(added); |
841 | } | |
842 | ||
f22f54f4 PZ |
843 | static inline u64 intel_pmu_get_status(void) |
844 | { | |
845 | u64 status; | |
846 | ||
847 | rdmsrl(MSR_CORE_PERF_GLOBAL_STATUS, status); | |
848 | ||
849 | return status; | |
850 | } | |
851 | ||
852 | static inline void intel_pmu_ack_status(u64 ack) | |
853 | { | |
854 | wrmsrl(MSR_CORE_PERF_GLOBAL_OVF_CTRL, ack); | |
855 | } | |
856 | ||
ca037701 | 857 | static void intel_pmu_disable_fixed(struct hw_perf_event *hwc) |
f22f54f4 | 858 | { |
aff3d91a | 859 | int idx = hwc->idx - X86_PMC_IDX_FIXED; |
f22f54f4 PZ |
860 | u64 ctrl_val, mask; |
861 | ||
862 | mask = 0xfULL << (idx * 4); | |
863 | ||
864 | rdmsrl(hwc->config_base, ctrl_val); | |
865 | ctrl_val &= ~mask; | |
7645a24c | 866 | wrmsrl(hwc->config_base, ctrl_val); |
f22f54f4 PZ |
867 | } |
868 | ||
ca037701 | 869 | static void intel_pmu_disable_event(struct perf_event *event) |
f22f54f4 | 870 | { |
aff3d91a PZ |
871 | struct hw_perf_event *hwc = &event->hw; |
872 | ||
873 | if (unlikely(hwc->idx == X86_PMC_IDX_FIXED_BTS)) { | |
f22f54f4 PZ |
874 | intel_pmu_disable_bts(); |
875 | intel_pmu_drain_bts_buffer(); | |
876 | return; | |
877 | } | |
878 | ||
879 | if (unlikely(hwc->config_base == MSR_ARCH_PERFMON_FIXED_CTR_CTRL)) { | |
aff3d91a | 880 | intel_pmu_disable_fixed(hwc); |
f22f54f4 PZ |
881 | return; |
882 | } | |
883 | ||
aff3d91a | 884 | x86_pmu_disable_event(event); |
ca037701 | 885 | |
ab608344 | 886 | if (unlikely(event->attr.precise_ip)) |
ef21f683 | 887 | intel_pmu_pebs_disable(event); |
f22f54f4 PZ |
888 | } |
889 | ||
ca037701 | 890 | static void intel_pmu_enable_fixed(struct hw_perf_event *hwc) |
f22f54f4 | 891 | { |
aff3d91a | 892 | int idx = hwc->idx - X86_PMC_IDX_FIXED; |
f22f54f4 | 893 | u64 ctrl_val, bits, mask; |
f22f54f4 PZ |
894 | |
895 | /* | |
896 | * Enable IRQ generation (0x8), | |
897 | * and enable ring-3 counting (0x2) and ring-0 counting (0x1) | |
898 | * if requested: | |
899 | */ | |
900 | bits = 0x8ULL; | |
901 | if (hwc->config & ARCH_PERFMON_EVENTSEL_USR) | |
902 | bits |= 0x2; | |
903 | if (hwc->config & ARCH_PERFMON_EVENTSEL_OS) | |
904 | bits |= 0x1; | |
905 | ||
906 | /* | |
907 | * ANY bit is supported in v3 and up | |
908 | */ | |
909 | if (x86_pmu.version > 2 && hwc->config & ARCH_PERFMON_EVENTSEL_ANY) | |
910 | bits |= 0x4; | |
911 | ||
912 | bits <<= (idx * 4); | |
913 | mask = 0xfULL << (idx * 4); | |
914 | ||
915 | rdmsrl(hwc->config_base, ctrl_val); | |
916 | ctrl_val &= ~mask; | |
917 | ctrl_val |= bits; | |
7645a24c | 918 | wrmsrl(hwc->config_base, ctrl_val); |
f22f54f4 PZ |
919 | } |
920 | ||
aff3d91a | 921 | static void intel_pmu_enable_event(struct perf_event *event) |
f22f54f4 | 922 | { |
aff3d91a PZ |
923 | struct hw_perf_event *hwc = &event->hw; |
924 | ||
925 | if (unlikely(hwc->idx == X86_PMC_IDX_FIXED_BTS)) { | |
0a3aee0d | 926 | if (!__this_cpu_read(cpu_hw_events.enabled)) |
f22f54f4 PZ |
927 | return; |
928 | ||
929 | intel_pmu_enable_bts(hwc->config); | |
930 | return; | |
931 | } | |
932 | ||
933 | if (unlikely(hwc->config_base == MSR_ARCH_PERFMON_FIXED_CTR_CTRL)) { | |
aff3d91a | 934 | intel_pmu_enable_fixed(hwc); |
f22f54f4 PZ |
935 | return; |
936 | } | |
937 | ||
ab608344 | 938 | if (unlikely(event->attr.precise_ip)) |
ef21f683 | 939 | intel_pmu_pebs_enable(event); |
ca037701 | 940 | |
31fa58af | 941 | __x86_pmu_enable_event(hwc, ARCH_PERFMON_EVENTSEL_ENABLE); |
f22f54f4 PZ |
942 | } |
943 | ||
944 | /* | |
945 | * Save and restart an expired event. Called by NMI contexts, | |
946 | * so it has to be careful about preempting normal event ops: | |
947 | */ | |
948 | static int intel_pmu_save_and_restart(struct perf_event *event) | |
949 | { | |
cc2ad4ba PZ |
950 | x86_perf_event_update(event); |
951 | return x86_perf_event_set_period(event); | |
f22f54f4 PZ |
952 | } |
953 | ||
954 | static void intel_pmu_reset(void) | |
955 | { | |
0a3aee0d | 956 | struct debug_store *ds = __this_cpu_read(cpu_hw_events.ds); |
f22f54f4 PZ |
957 | unsigned long flags; |
958 | int idx; | |
959 | ||
948b1bb8 | 960 | if (!x86_pmu.num_counters) |
f22f54f4 PZ |
961 | return; |
962 | ||
963 | local_irq_save(flags); | |
964 | ||
965 | printk("clearing PMU state on CPU#%d\n", smp_processor_id()); | |
966 | ||
948b1bb8 | 967 | for (idx = 0; idx < x86_pmu.num_counters; idx++) { |
41bf4989 RR |
968 | checking_wrmsrl(x86_pmu_config_addr(idx), 0ull); |
969 | checking_wrmsrl(x86_pmu_event_addr(idx), 0ull); | |
f22f54f4 | 970 | } |
948b1bb8 | 971 | for (idx = 0; idx < x86_pmu.num_counters_fixed; idx++) |
f22f54f4 | 972 | checking_wrmsrl(MSR_ARCH_PERFMON_FIXED_CTR0 + idx, 0ull); |
948b1bb8 | 973 | |
f22f54f4 PZ |
974 | if (ds) |
975 | ds->bts_index = ds->bts_buffer_base; | |
976 | ||
977 | local_irq_restore(flags); | |
978 | } | |
979 | ||
980 | /* | |
981 | * This handler is triggered by the local APIC, so the APIC IRQ handling | |
982 | * rules apply: | |
983 | */ | |
984 | static int intel_pmu_handle_irq(struct pt_regs *regs) | |
985 | { | |
986 | struct perf_sample_data data; | |
987 | struct cpu_hw_events *cpuc; | |
988 | int bit, loops; | |
2e556b5b | 989 | u64 status; |
b0b2072d | 990 | int handled; |
f22f54f4 | 991 | |
dc1d628a | 992 | perf_sample_data_init(&data, 0); |
f22f54f4 PZ |
993 | |
994 | cpuc = &__get_cpu_var(cpu_hw_events); | |
995 | ||
2bce5dac DZ |
996 | /* |
997 | * Some chipsets need to unmask the LVTPC in a particular spot | |
998 | * inside the nmi handler. As a result, the unmasking was pushed | |
999 | * into all the nmi handlers. | |
1000 | * | |
1001 | * This handler doesn't seem to have any issues with the unmasking | |
1002 | * so it was left at the top. | |
1003 | */ | |
1004 | apic_write(APIC_LVTPC, APIC_DM_NMI); | |
1005 | ||
3fb2b8dd | 1006 | intel_pmu_disable_all(); |
b0b2072d | 1007 | handled = intel_pmu_drain_bts_buffer(); |
f22f54f4 PZ |
1008 | status = intel_pmu_get_status(); |
1009 | if (!status) { | |
11164cd4 | 1010 | intel_pmu_enable_all(0); |
b0b2072d | 1011 | return handled; |
f22f54f4 PZ |
1012 | } |
1013 | ||
1014 | loops = 0; | |
1015 | again: | |
2e556b5b | 1016 | intel_pmu_ack_status(status); |
f22f54f4 PZ |
1017 | if (++loops > 100) { |
1018 | WARN_ONCE(1, "perfevents: irq loop stuck!\n"); | |
1019 | perf_event_print_debug(); | |
1020 | intel_pmu_reset(); | |
3fb2b8dd | 1021 | goto done; |
f22f54f4 PZ |
1022 | } |
1023 | ||
1024 | inc_irq_stat(apic_perf_irqs); | |
ca037701 | 1025 | |
caff2bef PZ |
1026 | intel_pmu_lbr_read(); |
1027 | ||
ca037701 PZ |
1028 | /* |
1029 | * PEBS overflow sets bit 62 in the global status register | |
1030 | */ | |
de725dec PZ |
1031 | if (__test_and_clear_bit(62, (unsigned long *)&status)) { |
1032 | handled++; | |
ca037701 | 1033 | x86_pmu.drain_pebs(regs); |
de725dec | 1034 | } |
ca037701 | 1035 | |
984b3f57 | 1036 | for_each_set_bit(bit, (unsigned long *)&status, X86_PMC_IDX_MAX) { |
f22f54f4 PZ |
1037 | struct perf_event *event = cpuc->events[bit]; |
1038 | ||
de725dec PZ |
1039 | handled++; |
1040 | ||
f22f54f4 PZ |
1041 | if (!test_bit(bit, cpuc->active_mask)) |
1042 | continue; | |
1043 | ||
1044 | if (!intel_pmu_save_and_restart(event)) | |
1045 | continue; | |
1046 | ||
1047 | data.period = event->hw.last_period; | |
1048 | ||
a8b0ca17 | 1049 | if (perf_event_overflow(event, &data, regs)) |
a4eaf7f1 | 1050 | x86_pmu_stop(event, 0); |
f22f54f4 PZ |
1051 | } |
1052 | ||
f22f54f4 PZ |
1053 | /* |
1054 | * Repeat if there is more work to be done: | |
1055 | */ | |
1056 | status = intel_pmu_get_status(); | |
1057 | if (status) | |
1058 | goto again; | |
1059 | ||
3fb2b8dd | 1060 | done: |
11164cd4 | 1061 | intel_pmu_enable_all(0); |
de725dec | 1062 | return handled; |
f22f54f4 PZ |
1063 | } |
1064 | ||
f22f54f4 | 1065 | static struct event_constraint * |
ca037701 | 1066 | intel_bts_constraints(struct perf_event *event) |
f22f54f4 | 1067 | { |
ca037701 PZ |
1068 | struct hw_perf_event *hwc = &event->hw; |
1069 | unsigned int hw_event, bts_event; | |
f22f54f4 | 1070 | |
18a073a3 PZ |
1071 | if (event->attr.freq) |
1072 | return NULL; | |
1073 | ||
ca037701 PZ |
1074 | hw_event = hwc->config & INTEL_ARCH_EVENT_MASK; |
1075 | bts_event = x86_pmu.event_map(PERF_COUNT_HW_BRANCH_INSTRUCTIONS); | |
f22f54f4 | 1076 | |
ca037701 | 1077 | if (unlikely(hw_event == bts_event && hwc->sample_period == 1)) |
f22f54f4 | 1078 | return &bts_constraint; |
ca037701 | 1079 | |
f22f54f4 PZ |
1080 | return NULL; |
1081 | } | |
1082 | ||
b79e8941 PZ |
1083 | static bool intel_try_alt_er(struct perf_event *event, int orig_idx) |
1084 | { | |
1085 | if (!(x86_pmu.er_flags & ERF_HAS_RSP_1)) | |
1086 | return false; | |
1087 | ||
1088 | if (event->hw.extra_reg.idx == EXTRA_REG_RSP_0) { | |
1089 | event->hw.config &= ~INTEL_ARCH_EVENT_MASK; | |
1090 | event->hw.config |= 0x01bb; | |
1091 | event->hw.extra_reg.idx = EXTRA_REG_RSP_1; | |
1092 | event->hw.extra_reg.reg = MSR_OFFCORE_RSP_1; | |
1093 | } else if (event->hw.extra_reg.idx == EXTRA_REG_RSP_1) { | |
1094 | event->hw.config &= ~INTEL_ARCH_EVENT_MASK; | |
1095 | event->hw.config |= 0x01b7; | |
1096 | event->hw.extra_reg.idx = EXTRA_REG_RSP_0; | |
1097 | event->hw.extra_reg.reg = MSR_OFFCORE_RSP_0; | |
1098 | } | |
1099 | ||
1100 | if (event->hw.extra_reg.idx == orig_idx) | |
1101 | return false; | |
1102 | ||
1103 | return true; | |
1104 | } | |
1105 | ||
efc9f05d SE |
1106 | /* |
1107 | * manage allocation of shared extra msr for certain events | |
1108 | * | |
1109 | * sharing can be: | |
1110 | * per-cpu: to be shared between the various events on a single PMU | |
1111 | * per-core: per-cpu + shared by HT threads | |
1112 | */ | |
a7e3ed1e | 1113 | static struct event_constraint * |
efc9f05d | 1114 | __intel_shared_reg_get_constraints(struct cpu_hw_events *cpuc, |
b79e8941 | 1115 | struct perf_event *event) |
a7e3ed1e | 1116 | { |
efc9f05d | 1117 | struct event_constraint *c = &emptyconstraint; |
b79e8941 | 1118 | struct hw_perf_event_extra *reg = &event->hw.extra_reg; |
a7e3ed1e | 1119 | struct er_account *era; |
cd8a38d3 | 1120 | unsigned long flags; |
b79e8941 | 1121 | int orig_idx = reg->idx; |
a7e3ed1e | 1122 | |
efc9f05d | 1123 | /* already allocated shared msr */ |
cd8a38d3 | 1124 | if (reg->alloc) |
efc9f05d | 1125 | return &unconstrained; |
a7e3ed1e | 1126 | |
b79e8941 | 1127 | again: |
efc9f05d | 1128 | era = &cpuc->shared_regs->regs[reg->idx]; |
cd8a38d3 SE |
1129 | /* |
1130 | * we use spin_lock_irqsave() to avoid lockdep issues when | |
1131 | * passing a fake cpuc | |
1132 | */ | |
1133 | raw_spin_lock_irqsave(&era->lock, flags); | |
efc9f05d SE |
1134 | |
1135 | if (!atomic_read(&era->ref) || era->config == reg->config) { | |
1136 | ||
1137 | /* lock in msr value */ | |
1138 | era->config = reg->config; | |
1139 | era->reg = reg->reg; | |
1140 | ||
1141 | /* one more user */ | |
1142 | atomic_inc(&era->ref); | |
1143 | ||
1144 | /* no need to reallocate during incremental event scheduling */ | |
1145 | reg->alloc = 1; | |
a7e3ed1e AK |
1146 | |
1147 | /* | |
efc9f05d SE |
1148 | * All events using extra_reg are unconstrained. |
1149 | * Avoids calling x86_get_event_constraints() | |
1150 | * | |
1151 | * Must revisit if extra_reg controlling events | |
1152 | * ever have constraints. Worst case we go through | |
1153 | * the regular event constraint table. | |
a7e3ed1e | 1154 | */ |
efc9f05d | 1155 | c = &unconstrained; |
b79e8941 PZ |
1156 | } else if (intel_try_alt_er(event, orig_idx)) { |
1157 | raw_spin_unlock(&era->lock); | |
1158 | goto again; | |
a7e3ed1e | 1159 | } |
cd8a38d3 | 1160 | raw_spin_unlock_irqrestore(&era->lock, flags); |
a7e3ed1e | 1161 | |
efc9f05d SE |
1162 | return c; |
1163 | } | |
1164 | ||
1165 | static void | |
1166 | __intel_shared_reg_put_constraints(struct cpu_hw_events *cpuc, | |
1167 | struct hw_perf_event_extra *reg) | |
1168 | { | |
1169 | struct er_account *era; | |
1170 | ||
1171 | /* | |
1172 | * only put constraint if extra reg was actually | |
1173 | * allocated. Also takes care of event which do | |
1174 | * not use an extra shared reg | |
1175 | */ | |
1176 | if (!reg->alloc) | |
1177 | return; | |
1178 | ||
1179 | era = &cpuc->shared_regs->regs[reg->idx]; | |
1180 | ||
1181 | /* one fewer user */ | |
1182 | atomic_dec(&era->ref); | |
1183 | ||
1184 | /* allocate again next time */ | |
1185 | reg->alloc = 0; | |
1186 | } | |
1187 | ||
1188 | static struct event_constraint * | |
1189 | intel_shared_regs_constraints(struct cpu_hw_events *cpuc, | |
1190 | struct perf_event *event) | |
1191 | { | |
1192 | struct event_constraint *c = NULL; | |
efc9f05d | 1193 | |
b79e8941 PZ |
1194 | if (event->hw.extra_reg.idx != EXTRA_REG_NONE) |
1195 | c = __intel_shared_reg_get_constraints(cpuc, event); | |
1196 | ||
efc9f05d | 1197 | return c; |
a7e3ed1e AK |
1198 | } |
1199 | ||
f22f54f4 PZ |
1200 | static struct event_constraint * |
1201 | intel_get_event_constraints(struct cpu_hw_events *cpuc, struct perf_event *event) | |
1202 | { | |
1203 | struct event_constraint *c; | |
1204 | ||
ca037701 PZ |
1205 | c = intel_bts_constraints(event); |
1206 | if (c) | |
1207 | return c; | |
1208 | ||
1209 | c = intel_pebs_constraints(event); | |
f22f54f4 PZ |
1210 | if (c) |
1211 | return c; | |
1212 | ||
efc9f05d | 1213 | c = intel_shared_regs_constraints(cpuc, event); |
a7e3ed1e AK |
1214 | if (c) |
1215 | return c; | |
1216 | ||
f22f54f4 PZ |
1217 | return x86_get_event_constraints(cpuc, event); |
1218 | } | |
1219 | ||
efc9f05d SE |
1220 | static void |
1221 | intel_put_shared_regs_event_constraints(struct cpu_hw_events *cpuc, | |
a7e3ed1e AK |
1222 | struct perf_event *event) |
1223 | { | |
efc9f05d | 1224 | struct hw_perf_event_extra *reg; |
a7e3ed1e | 1225 | |
efc9f05d SE |
1226 | reg = &event->hw.extra_reg; |
1227 | if (reg->idx != EXTRA_REG_NONE) | |
1228 | __intel_shared_reg_put_constraints(cpuc, reg); | |
1229 | } | |
a7e3ed1e | 1230 | |
efc9f05d SE |
1231 | static void intel_put_event_constraints(struct cpu_hw_events *cpuc, |
1232 | struct perf_event *event) | |
1233 | { | |
1234 | intel_put_shared_regs_event_constraints(cpuc, event); | |
a7e3ed1e AK |
1235 | } |
1236 | ||
b4cdc5c2 PZ |
1237 | static int intel_pmu_hw_config(struct perf_event *event) |
1238 | { | |
1239 | int ret = x86_pmu_hw_config(event); | |
1240 | ||
1241 | if (ret) | |
1242 | return ret; | |
1243 | ||
7639dae0 PZ |
1244 | if (event->attr.precise_ip && |
1245 | (event->hw.config & X86_RAW_EVENT_MASK) == 0x003c) { | |
1246 | /* | |
1247 | * Use an alternative encoding for CPU_CLK_UNHALTED.THREAD_P | |
1248 | * (0x003c) so that we can use it with PEBS. | |
1249 | * | |
1250 | * The regular CPU_CLK_UNHALTED.THREAD_P event (0x003c) isn't | |
1251 | * PEBS capable. However we can use INST_RETIRED.ANY_P | |
1252 | * (0x00c0), which is a PEBS capable event, to get the same | |
1253 | * count. | |
1254 | * | |
1255 | * INST_RETIRED.ANY_P counts the number of cycles that retires | |
1256 | * CNTMASK instructions. By setting CNTMASK to a value (16) | |
1257 | * larger than the maximum number of instructions that can be | |
1258 | * retired per cycle (4) and then inverting the condition, we | |
1259 | * count all cycles that retire 16 or less instructions, which | |
1260 | * is every cycle. | |
1261 | * | |
1262 | * Thereby we gain a PEBS capable cycle counter. | |
1263 | */ | |
1264 | u64 alt_config = 0x108000c0; /* INST_RETIRED.TOTAL_CYCLES */ | |
1265 | ||
1266 | alt_config |= (event->hw.config & ~X86_RAW_EVENT_MASK); | |
1267 | event->hw.config = alt_config; | |
1268 | } | |
1269 | ||
b4cdc5c2 PZ |
1270 | if (event->attr.type != PERF_TYPE_RAW) |
1271 | return 0; | |
1272 | ||
1273 | if (!(event->attr.config & ARCH_PERFMON_EVENTSEL_ANY)) | |
1274 | return 0; | |
1275 | ||
1276 | if (x86_pmu.version < 3) | |
1277 | return -EINVAL; | |
1278 | ||
1279 | if (perf_paranoid_cpu() && !capable(CAP_SYS_ADMIN)) | |
1280 | return -EACCES; | |
1281 | ||
1282 | event->hw.config |= ARCH_PERFMON_EVENTSEL_ANY; | |
1283 | ||
1284 | return 0; | |
1285 | } | |
1286 | ||
caaa8be3 | 1287 | static __initconst const struct x86_pmu core_pmu = { |
f22f54f4 PZ |
1288 | .name = "core", |
1289 | .handle_irq = x86_pmu_handle_irq, | |
1290 | .disable_all = x86_pmu_disable_all, | |
1291 | .enable_all = x86_pmu_enable_all, | |
1292 | .enable = x86_pmu_enable_event, | |
1293 | .disable = x86_pmu_disable_event, | |
b4cdc5c2 | 1294 | .hw_config = x86_pmu_hw_config, |
a072738e | 1295 | .schedule_events = x86_schedule_events, |
f22f54f4 PZ |
1296 | .eventsel = MSR_ARCH_PERFMON_EVENTSEL0, |
1297 | .perfctr = MSR_ARCH_PERFMON_PERFCTR0, | |
1298 | .event_map = intel_pmu_event_map, | |
f22f54f4 PZ |
1299 | .max_events = ARRAY_SIZE(intel_perfmon_event_map), |
1300 | .apic = 1, | |
1301 | /* | |
1302 | * Intel PMCs cannot be accessed sanely above 32 bit width, | |
1303 | * so we install an artificial 1<<31 period regardless of | |
1304 | * the generic event period: | |
1305 | */ | |
1306 | .max_period = (1ULL << 31) - 1, | |
1307 | .get_event_constraints = intel_get_event_constraints, | |
a7e3ed1e | 1308 | .put_event_constraints = intel_put_event_constraints, |
f22f54f4 PZ |
1309 | .event_constraints = intel_core_event_constraints, |
1310 | }; | |
1311 | ||
efc9f05d SE |
1312 | static struct intel_shared_regs *allocate_shared_regs(int cpu) |
1313 | { | |
1314 | struct intel_shared_regs *regs; | |
1315 | int i; | |
1316 | ||
1317 | regs = kzalloc_node(sizeof(struct intel_shared_regs), | |
1318 | GFP_KERNEL, cpu_to_node(cpu)); | |
1319 | if (regs) { | |
1320 | /* | |
1321 | * initialize the locks to keep lockdep happy | |
1322 | */ | |
1323 | for (i = 0; i < EXTRA_REG_MAX; i++) | |
1324 | raw_spin_lock_init(®s->regs[i].lock); | |
1325 | ||
1326 | regs->core_id = -1; | |
1327 | } | |
1328 | return regs; | |
1329 | } | |
1330 | ||
a7e3ed1e AK |
1331 | static int intel_pmu_cpu_prepare(int cpu) |
1332 | { | |
1333 | struct cpu_hw_events *cpuc = &per_cpu(cpu_hw_events, cpu); | |
1334 | ||
efc9f05d | 1335 | if (!x86_pmu.extra_regs) |
69092624 LM |
1336 | return NOTIFY_OK; |
1337 | ||
efc9f05d SE |
1338 | cpuc->shared_regs = allocate_shared_regs(cpu); |
1339 | if (!cpuc->shared_regs) | |
a7e3ed1e AK |
1340 | return NOTIFY_BAD; |
1341 | ||
a7e3ed1e AK |
1342 | return NOTIFY_OK; |
1343 | } | |
1344 | ||
74846d35 PZ |
1345 | static void intel_pmu_cpu_starting(int cpu) |
1346 | { | |
a7e3ed1e AK |
1347 | struct cpu_hw_events *cpuc = &per_cpu(cpu_hw_events, cpu); |
1348 | int core_id = topology_core_id(cpu); | |
1349 | int i; | |
1350 | ||
69092624 LM |
1351 | init_debug_store_on_cpu(cpu); |
1352 | /* | |
1353 | * Deal with CPUs that don't clear their LBRs on power-up. | |
1354 | */ | |
1355 | intel_pmu_lbr_reset(); | |
1356 | ||
b79e8941 | 1357 | if (!cpuc->shared_regs || (x86_pmu.er_flags & ERF_NO_HT_SHARING)) |
69092624 LM |
1358 | return; |
1359 | ||
a7e3ed1e | 1360 | for_each_cpu(i, topology_thread_cpumask(cpu)) { |
efc9f05d | 1361 | struct intel_shared_regs *pc; |
a7e3ed1e | 1362 | |
efc9f05d | 1363 | pc = per_cpu(cpu_hw_events, i).shared_regs; |
a7e3ed1e | 1364 | if (pc && pc->core_id == core_id) { |
7fdba1ca | 1365 | cpuc->kfree_on_online = cpuc->shared_regs; |
efc9f05d | 1366 | cpuc->shared_regs = pc; |
a7e3ed1e AK |
1367 | break; |
1368 | } | |
1369 | } | |
1370 | ||
efc9f05d SE |
1371 | cpuc->shared_regs->core_id = core_id; |
1372 | cpuc->shared_regs->refcnt++; | |
74846d35 PZ |
1373 | } |
1374 | ||
1375 | static void intel_pmu_cpu_dying(int cpu) | |
1376 | { | |
a7e3ed1e | 1377 | struct cpu_hw_events *cpuc = &per_cpu(cpu_hw_events, cpu); |
efc9f05d | 1378 | struct intel_shared_regs *pc; |
a7e3ed1e | 1379 | |
efc9f05d | 1380 | pc = cpuc->shared_regs; |
a7e3ed1e AK |
1381 | if (pc) { |
1382 | if (pc->core_id == -1 || --pc->refcnt == 0) | |
1383 | kfree(pc); | |
efc9f05d | 1384 | cpuc->shared_regs = NULL; |
a7e3ed1e AK |
1385 | } |
1386 | ||
74846d35 PZ |
1387 | fini_debug_store_on_cpu(cpu); |
1388 | } | |
1389 | ||
caaa8be3 | 1390 | static __initconst const struct x86_pmu intel_pmu = { |
f22f54f4 PZ |
1391 | .name = "Intel", |
1392 | .handle_irq = intel_pmu_handle_irq, | |
1393 | .disable_all = intel_pmu_disable_all, | |
1394 | .enable_all = intel_pmu_enable_all, | |
1395 | .enable = intel_pmu_enable_event, | |
1396 | .disable = intel_pmu_disable_event, | |
b4cdc5c2 | 1397 | .hw_config = intel_pmu_hw_config, |
a072738e | 1398 | .schedule_events = x86_schedule_events, |
f22f54f4 PZ |
1399 | .eventsel = MSR_ARCH_PERFMON_EVENTSEL0, |
1400 | .perfctr = MSR_ARCH_PERFMON_PERFCTR0, | |
1401 | .event_map = intel_pmu_event_map, | |
f22f54f4 PZ |
1402 | .max_events = ARRAY_SIZE(intel_perfmon_event_map), |
1403 | .apic = 1, | |
1404 | /* | |
1405 | * Intel PMCs cannot be accessed sanely above 32 bit width, | |
1406 | * so we install an artificial 1<<31 period regardless of | |
1407 | * the generic event period: | |
1408 | */ | |
1409 | .max_period = (1ULL << 31) - 1, | |
3f6da390 | 1410 | .get_event_constraints = intel_get_event_constraints, |
a7e3ed1e | 1411 | .put_event_constraints = intel_put_event_constraints, |
3f6da390 | 1412 | |
a7e3ed1e | 1413 | .cpu_prepare = intel_pmu_cpu_prepare, |
74846d35 PZ |
1414 | .cpu_starting = intel_pmu_cpu_starting, |
1415 | .cpu_dying = intel_pmu_cpu_dying, | |
f22f54f4 PZ |
1416 | }; |
1417 | ||
3c44780b PZ |
1418 | static void intel_clovertown_quirks(void) |
1419 | { | |
1420 | /* | |
1421 | * PEBS is unreliable due to: | |
1422 | * | |
1423 | * AJ67 - PEBS may experience CPL leaks | |
1424 | * AJ68 - PEBS PMI may be delayed by one event | |
1425 | * AJ69 - GLOBAL_STATUS[62] will only be set when DEBUGCTL[12] | |
1426 | * AJ106 - FREEZE_LBRS_ON_PMI doesn't work in combination with PEBS | |
1427 | * | |
1428 | * AJ67 could be worked around by restricting the OS/USR flags. | |
1429 | * AJ69 could be worked around by setting PMU_FREEZE_ON_PMI. | |
1430 | * | |
1431 | * AJ106 could possibly be worked around by not allowing LBR | |
1432 | * usage from PEBS, including the fixup. | |
1433 | * AJ68 could possibly be worked around by always programming | |
ec75a716 | 1434 | * a pebs_event_reset[0] value and coping with the lost events. |
3c44780b PZ |
1435 | * |
1436 | * But taken together it might just make sense to not enable PEBS on | |
1437 | * these chips. | |
1438 | */ | |
1439 | printk(KERN_WARNING "PEBS disabled due to CPU errata.\n"); | |
1440 | x86_pmu.pebs = 0; | |
1441 | x86_pmu.pebs_constraints = NULL; | |
1442 | } | |
1443 | ||
f22f54f4 PZ |
1444 | static __init int intel_pmu_init(void) |
1445 | { | |
1446 | union cpuid10_edx edx; | |
1447 | union cpuid10_eax eax; | |
1448 | unsigned int unused; | |
1449 | unsigned int ebx; | |
1450 | int version; | |
1451 | ||
1452 | if (!cpu_has(&boot_cpu_data, X86_FEATURE_ARCH_PERFMON)) { | |
a072738e CG |
1453 | switch (boot_cpu_data.x86) { |
1454 | case 0x6: | |
1455 | return p6_pmu_init(); | |
1456 | case 0xf: | |
1457 | return p4_pmu_init(); | |
1458 | } | |
f22f54f4 | 1459 | return -ENODEV; |
f22f54f4 PZ |
1460 | } |
1461 | ||
1462 | /* | |
1463 | * Check whether the Architectural PerfMon supports | |
1464 | * Branch Misses Retired hw_event or not. | |
1465 | */ | |
1466 | cpuid(10, &eax.full, &ebx, &unused, &edx.full); | |
1467 | if (eax.split.mask_length <= ARCH_PERFMON_BRANCH_MISSES_RETIRED) | |
1468 | return -ENODEV; | |
1469 | ||
1470 | version = eax.split.version_id; | |
1471 | if (version < 2) | |
1472 | x86_pmu = core_pmu; | |
1473 | else | |
1474 | x86_pmu = intel_pmu; | |
1475 | ||
1476 | x86_pmu.version = version; | |
948b1bb8 RR |
1477 | x86_pmu.num_counters = eax.split.num_counters; |
1478 | x86_pmu.cntval_bits = eax.split.bit_width; | |
1479 | x86_pmu.cntval_mask = (1ULL << eax.split.bit_width) - 1; | |
f22f54f4 PZ |
1480 | |
1481 | /* | |
1482 | * Quirk: v2 perfmon does not report fixed-purpose events, so | |
1483 | * assume at least 3 events: | |
1484 | */ | |
1485 | if (version > 1) | |
948b1bb8 | 1486 | x86_pmu.num_counters_fixed = max((int)edx.split.num_counters_fixed, 3); |
f22f54f4 | 1487 | |
8db909a7 PZ |
1488 | /* |
1489 | * v2 and above have a perf capabilities MSR | |
1490 | */ | |
1491 | if (version > 1) { | |
1492 | u64 capabilities; | |
1493 | ||
1494 | rdmsrl(MSR_IA32_PERF_CAPABILITIES, capabilities); | |
1495 | x86_pmu.intel_cap.capabilities = capabilities; | |
1496 | } | |
1497 | ||
ca037701 PZ |
1498 | intel_ds_init(); |
1499 | ||
f22f54f4 PZ |
1500 | /* |
1501 | * Install the hw-cache-events table: | |
1502 | */ | |
1503 | switch (boot_cpu_data.x86_model) { | |
1504 | case 14: /* 65 nm core solo/duo, "Yonah" */ | |
1505 | pr_cont("Core events, "); | |
1506 | break; | |
1507 | ||
1508 | case 15: /* original 65 nm celeron/pentium/core2/xeon, "Merom"/"Conroe" */ | |
3c44780b | 1509 | x86_pmu.quirks = intel_clovertown_quirks; |
f22f54f4 PZ |
1510 | case 22: /* single-core 65 nm celeron/core2solo "Merom-L"/"Conroe-L" */ |
1511 | case 23: /* current 45 nm celeron/core2/xeon "Penryn"/"Wolfdale" */ | |
1512 | case 29: /* six-core 45 nm xeon "Dunnington" */ | |
1513 | memcpy(hw_cache_event_ids, core2_hw_cache_event_ids, | |
1514 | sizeof(hw_cache_event_ids)); | |
1515 | ||
caff2bef PZ |
1516 | intel_pmu_lbr_init_core(); |
1517 | ||
f22f54f4 | 1518 | x86_pmu.event_constraints = intel_core2_event_constraints; |
17e31629 | 1519 | x86_pmu.pebs_constraints = intel_core2_pebs_event_constraints; |
f22f54f4 PZ |
1520 | pr_cont("Core2 events, "); |
1521 | break; | |
1522 | ||
1523 | case 26: /* 45 nm nehalem, "Bloomfield" */ | |
1524 | case 30: /* 45 nm nehalem, "Lynnfield" */ | |
134fbadf | 1525 | case 46: /* 45 nm nehalem-ex, "Beckton" */ |
f22f54f4 PZ |
1526 | memcpy(hw_cache_event_ids, nehalem_hw_cache_event_ids, |
1527 | sizeof(hw_cache_event_ids)); | |
e994d7d2 AK |
1528 | memcpy(hw_cache_extra_regs, nehalem_hw_cache_extra_regs, |
1529 | sizeof(hw_cache_extra_regs)); | |
f22f54f4 | 1530 | |
caff2bef PZ |
1531 | intel_pmu_lbr_init_nhm(); |
1532 | ||
f22f54f4 | 1533 | x86_pmu.event_constraints = intel_nehalem_event_constraints; |
17e31629 | 1534 | x86_pmu.pebs_constraints = intel_nehalem_pebs_event_constraints; |
11164cd4 | 1535 | x86_pmu.enable_all = intel_pmu_nhm_enable_all; |
a7e3ed1e | 1536 | x86_pmu.extra_regs = intel_nehalem_extra_regs; |
ec75a716 | 1537 | |
91fc4cc0 IM |
1538 | /* UOPS_ISSUED.STALLED_CYCLES */ |
1539 | intel_perfmon_event_map[PERF_COUNT_HW_STALLED_CYCLES_FRONTEND] = 0x180010e; | |
1540 | /* UOPS_EXECUTED.CORE_ACTIVE_CYCLES,c=1,i=1 */ | |
8f622422 | 1541 | intel_perfmon_event_map[PERF_COUNT_HW_STALLED_CYCLES_BACKEND] = 0x1803fb1; |
94403f88 | 1542 | |
ec75a716 IM |
1543 | if (ebx & 0x40) { |
1544 | /* | |
1545 | * Erratum AAJ80 detected, we work it around by using | |
1546 | * the BR_MISP_EXEC.ANY event. This will over-count | |
1547 | * branch-misses, but it's still much better than the | |
1548 | * architectural event which is often completely bogus: | |
1549 | */ | |
1550 | intel_perfmon_event_map[PERF_COUNT_HW_BRANCH_MISSES] = 0x7f89; | |
1551 | ||
1552 | pr_cont("erratum AAJ80 worked around, "); | |
1553 | } | |
11164cd4 | 1554 | pr_cont("Nehalem events, "); |
f22f54f4 | 1555 | break; |
caff2bef | 1556 | |
b622d644 | 1557 | case 28: /* Atom */ |
f22f54f4 PZ |
1558 | memcpy(hw_cache_event_ids, atom_hw_cache_event_ids, |
1559 | sizeof(hw_cache_event_ids)); | |
1560 | ||
caff2bef PZ |
1561 | intel_pmu_lbr_init_atom(); |
1562 | ||
f22f54f4 | 1563 | x86_pmu.event_constraints = intel_gen_event_constraints; |
17e31629 | 1564 | x86_pmu.pebs_constraints = intel_atom_pebs_event_constraints; |
f22f54f4 PZ |
1565 | pr_cont("Atom events, "); |
1566 | break; | |
1567 | ||
1568 | case 37: /* 32 nm nehalem, "Clarkdale" */ | |
1569 | case 44: /* 32 nm nehalem, "Gulftown" */ | |
b2508e82 | 1570 | case 47: /* 32 nm Xeon E7 */ |
f22f54f4 PZ |
1571 | memcpy(hw_cache_event_ids, westmere_hw_cache_event_ids, |
1572 | sizeof(hw_cache_event_ids)); | |
e994d7d2 AK |
1573 | memcpy(hw_cache_extra_regs, nehalem_hw_cache_extra_regs, |
1574 | sizeof(hw_cache_extra_regs)); | |
f22f54f4 | 1575 | |
caff2bef PZ |
1576 | intel_pmu_lbr_init_nhm(); |
1577 | ||
f22f54f4 | 1578 | x86_pmu.event_constraints = intel_westmere_event_constraints; |
40b91cd1 | 1579 | x86_pmu.enable_all = intel_pmu_nhm_enable_all; |
17e31629 | 1580 | x86_pmu.pebs_constraints = intel_westmere_pebs_event_constraints; |
a7e3ed1e | 1581 | x86_pmu.extra_regs = intel_westmere_extra_regs; |
b79e8941 | 1582 | x86_pmu.er_flags |= ERF_HAS_RSP_1; |
30112039 IM |
1583 | |
1584 | /* UOPS_ISSUED.STALLED_CYCLES */ | |
1585 | intel_perfmon_event_map[PERF_COUNT_HW_STALLED_CYCLES_FRONTEND] = 0x180010e; | |
1586 | /* UOPS_EXECUTED.CORE_ACTIVE_CYCLES,c=1,i=1 */ | |
1587 | intel_perfmon_event_map[PERF_COUNT_HW_STALLED_CYCLES_BACKEND] = 0x1803fb1; | |
1588 | ||
f22f54f4 PZ |
1589 | pr_cont("Westmere events, "); |
1590 | break; | |
b622d644 | 1591 | |
b06b3d49 | 1592 | case 42: /* SandyBridge */ |
a34668f6 | 1593 | case 45: /* SandyBridge, "Romely-EP" */ |
b06b3d49 LM |
1594 | memcpy(hw_cache_event_ids, snb_hw_cache_event_ids, |
1595 | sizeof(hw_cache_event_ids)); | |
1596 | ||
1597 | intel_pmu_lbr_init_nhm(); | |
1598 | ||
1599 | x86_pmu.event_constraints = intel_snb_event_constraints; | |
1600 | x86_pmu.pebs_constraints = intel_snb_pebs_events; | |
ee89cbc2 SE |
1601 | x86_pmu.extra_regs = intel_snb_extra_regs; |
1602 | /* all extra regs are per-cpu when HT is on */ | |
b79e8941 PZ |
1603 | x86_pmu.er_flags |= ERF_HAS_RSP_1; |
1604 | x86_pmu.er_flags |= ERF_NO_HT_SHARING; | |
e04d1b23 LM |
1605 | |
1606 | /* UOPS_ISSUED.ANY,c=1,i=1 to count stall cycles */ | |
1607 | intel_perfmon_event_map[PERF_COUNT_HW_STALLED_CYCLES_FRONTEND] = 0x180010e; | |
1608 | /* UOPS_DISPATCHED.THREAD,c=1,i=1 to count stall cycles*/ | |
1609 | intel_perfmon_event_map[PERF_COUNT_HW_STALLED_CYCLES_BACKEND] = 0x18001b1; | |
1610 | ||
b06b3d49 LM |
1611 | pr_cont("SandyBridge events, "); |
1612 | break; | |
1613 | ||
f22f54f4 | 1614 | default: |
0af3ac1f AK |
1615 | switch (x86_pmu.version) { |
1616 | case 1: | |
1617 | x86_pmu.event_constraints = intel_v1_event_constraints; | |
1618 | pr_cont("generic architected perfmon v1, "); | |
1619 | break; | |
1620 | default: | |
1621 | /* | |
1622 | * default constraints for v2 and up | |
1623 | */ | |
1624 | x86_pmu.event_constraints = intel_gen_event_constraints; | |
1625 | pr_cont("generic architected perfmon, "); | |
1626 | break; | |
1627 | } | |
f22f54f4 PZ |
1628 | } |
1629 | return 0; | |
1630 | } | |
1631 | ||
1632 | #else /* CONFIG_CPU_SUP_INTEL */ | |
1633 | ||
1634 | static int intel_pmu_init(void) | |
1635 | { | |
1636 | return 0; | |
1637 | } | |
1638 | ||
cd8a38d3 SE |
1639 | static struct intel_shared_regs *allocate_shared_regs(int cpu) |
1640 | { | |
1641 | return NULL; | |
1642 | } | |
f22f54f4 | 1643 | #endif /* CONFIG_CPU_SUP_INTEL */ |