]>
Commit | Line | Data |
---|---|---|
1da177e4 LT |
1 | #include <linux/smp.h> |
2 | #include <linux/timex.h> | |
3 | #include <linux/string.h> | |
1da177e4 | 4 | #include <linux/seq_file.h> |
95235ca2 | 5 | #include <linux/cpufreq.h> |
1da177e4 LT |
6 | |
7 | /* | |
8 | * Get CPU information for use by the procfs. | |
9 | */ | |
a967ceac HS |
10 | static void show_cpuinfo_core(struct seq_file *m, struct cpuinfo_x86 *c, |
11 | unsigned int cpu) | |
12 | { | |
327f4387 | 13 | #ifdef CONFIG_SMP |
a967ceac HS |
14 | if (c->x86_max_cores * smp_num_siblings > 1) { |
15 | seq_printf(m, "physical id\t: %d\n", c->phys_proc_id); | |
16 | seq_printf(m, "siblings\t: %d\n", | |
35d11680 | 17 | cpumask_weight(cpu_core_mask(cpu))); |
a967ceac HS |
18 | seq_printf(m, "core id\t\t: %d\n", c->cpu_core_id); |
19 | seq_printf(m, "cpu cores\t: %d\n", c->booted_cores); | |
01aaea1a YL |
20 | seq_printf(m, "apicid\t\t: %d\n", c->apicid); |
21 | seq_printf(m, "initial apicid\t: %d\n", c->initial_apicid); | |
a967ceac HS |
22 | } |
23 | #endif | |
24 | } | |
25 | ||
327f4387 | 26 | #ifdef CONFIG_X86_32 |
a967ceac HS |
27 | static void show_cpuinfo_misc(struct seq_file *m, struct cpuinfo_x86 *c) |
28 | { | |
a967ceac HS |
29 | seq_printf(m, |
30 | "fdiv_bug\t: %s\n" | |
a967ceac HS |
31 | "f00f_bug\t: %s\n" |
32 | "coma_bug\t: %s\n" | |
33 | "fpu\t\t: %s\n" | |
34 | "fpu_exception\t: %s\n" | |
35 | "cpuid level\t: %d\n" | |
36 | "wp\t\t: %s\n", | |
93a829e8 | 37 | static_cpu_has_bug(X86_BUG_FDIV) ? "yes" : "no", |
e2604b49 | 38 | static_cpu_has_bug(X86_BUG_F00F) ? "yes" : "no", |
c5b41a67 | 39 | static_cpu_has_bug(X86_BUG_COMA) ? "yes" : "no", |
60e019eb PA |
40 | static_cpu_has(X86_FEATURE_FPU) ? "yes" : "no", |
41 | static_cpu_has(X86_FEATURE_FPU) ? "yes" : "no", | |
a967ceac HS |
42 | c->cpuid_level, |
43 | c->wp_works_ok ? "yes" : "no"); | |
44 | } | |
2aef7720 | 45 | #else |
2aef7720 HS |
46 | static void show_cpuinfo_misc(struct seq_file *m, struct cpuinfo_x86 *c) |
47 | { | |
48 | seq_printf(m, | |
49 | "fpu\t\t: yes\n" | |
50 | "fpu_exception\t: yes\n" | |
51 | "cpuid level\t: %d\n" | |
52 | "wp\t\t: yes\n", | |
53 | c->cpuid_level); | |
54 | } | |
55 | #endif | |
a967ceac | 56 | |
1da177e4 LT |
57 | static int show_cpuinfo(struct seq_file *m, void *v) |
58 | { | |
1da177e4 | 59 | struct cpuinfo_x86 *c = v; |
141168c3 | 60 | unsigned int cpu; |
a967ceac | 61 | int i; |
1da177e4 | 62 | |
a967ceac | 63 | cpu = c->cpu_index; |
a967ceac HS |
64 | seq_printf(m, "processor\t: %u\n" |
65 | "vendor_id\t: %s\n" | |
66 | "cpu family\t: %d\n" | |
67 | "model\t\t: %u\n" | |
68 | "model name\t: %s\n", | |
69 | cpu, | |
70 | c->x86_vendor_id[0] ? c->x86_vendor_id : "unknown", | |
71 | c->x86, | |
72 | c->x86_model, | |
73 | c->x86_model_id[0] ? c->x86_model_id : "unknown"); | |
1da177e4 LT |
74 | |
75 | if (c->x86_mask || c->cpuid_level >= 0) | |
76 | seq_printf(m, "stepping\t: %d\n", c->x86_mask); | |
77 | else | |
78 | seq_printf(m, "stepping\t: unknown\n"); | |
506ed6b5 | 79 | if (c->microcode) |
881e23e5 | 80 | seq_printf(m, "microcode\t: 0x%x\n", c->microcode); |
1da177e4 | 81 | |
a967ceac HS |
82 | if (cpu_has(c, X86_FEATURE_TSC)) { |
83 | unsigned int freq = cpufreq_quick_get(cpu); | |
84 | ||
95235ca2 VP |
85 | if (!freq) |
86 | freq = cpu_khz; | |
a3a255e7 | 87 | seq_printf(m, "cpu MHz\t\t: %u.%03u\n", |
a967ceac | 88 | freq / 1000, (freq % 1000)); |
1da177e4 LT |
89 | } |
90 | ||
91 | /* Cache size */ | |
92 | if (c->x86_cache_size >= 0) | |
93 | seq_printf(m, "cache size\t: %d KB\n", c->x86_cache_size); | |
a967ceac HS |
94 | |
95 | show_cpuinfo_core(m, c, cpu); | |
96 | show_cpuinfo_misc(m, c); | |
97 | ||
98 | seq_printf(m, "flags\t\t:"); | |
99 | for (i = 0; i < 32*NCAPINTS; i++) | |
100 | if (cpu_has(c, i) && x86_cap_flags[i] != NULL) | |
1da177e4 LT |
101 | seq_printf(m, " %s", x86_cap_flags[i]); |
102 | ||
f84c3a42 HS |
103 | seq_printf(m, "\nbogomips\t: %lu.%02lu\n", |
104 | c->loops_per_jiffy/(500000/HZ), | |
105 | (c->loops_per_jiffy/(5000/HZ)) % 100); | |
2aef7720 HS |
106 | |
107 | #ifdef CONFIG_X86_64 | |
108 | if (c->x86_tlbsize > 0) | |
109 | seq_printf(m, "TLB size\t: %d 4K pages\n", c->x86_tlbsize); | |
110 | #endif | |
f84c3a42 | 111 | seq_printf(m, "clflush size\t: %u\n", c->x86_clflush_size); |
2aef7720 HS |
112 | seq_printf(m, "cache_alignment\t: %d\n", c->x86_cache_alignment); |
113 | seq_printf(m, "address sizes\t: %u bits physical, %u bits virtual\n", | |
114 | c->x86_phys_bits, c->x86_virt_bits); | |
f84c3a42 HS |
115 | |
116 | seq_printf(m, "power management:"); | |
117 | for (i = 0; i < 32; i++) { | |
3f98bc49 AK |
118 | if (c->x86_power & (1 << i)) { |
119 | if (i < ARRAY_SIZE(x86_power_flags) && | |
120 | x86_power_flags[i]) | |
121 | seq_printf(m, "%s%s", | |
8bdbd962 | 122 | x86_power_flags[i][0] ? " " : "", |
3f98bc49 AK |
123 | x86_power_flags[i]); |
124 | else | |
125 | seq_printf(m, " [%d]", i); | |
126 | } | |
f84c3a42 | 127 | } |
3f98bc49 | 128 | |
f84c3a42 | 129 | seq_printf(m, "\n\n"); |
3dd9d514 | 130 | |
1da177e4 LT |
131 | return 0; |
132 | } | |
133 | ||
134 | static void *c_start(struct seq_file *m, loff_t *pos) | |
135 | { | |
dec08a83 | 136 | *pos = cpumask_next(*pos - 1, cpu_online_mask); |
bc8bcc79 | 137 | if ((*pos) < nr_cpu_ids) |
92cb7612 MT |
138 | return &cpu_data(*pos); |
139 | return NULL; | |
1da177e4 | 140 | } |
a967ceac | 141 | |
1da177e4 LT |
142 | static void *c_next(struct seq_file *m, void *v, loff_t *pos) |
143 | { | |
bc8bcc79 | 144 | (*pos)++; |
1da177e4 LT |
145 | return c_start(m, pos); |
146 | } | |
a967ceac | 147 | |
1da177e4 LT |
148 | static void c_stop(struct seq_file *m, void *v) |
149 | { | |
150 | } | |
a967ceac | 151 | |
8a45eb31 | 152 | const struct seq_operations cpuinfo_op = { |
1da177e4 LT |
153 | .start = c_start, |
154 | .next = c_next, | |
155 | .stop = c_stop, | |
156 | .show = show_cpuinfo, | |
157 | }; |