]>
Commit | Line | Data |
---|---|---|
1da177e4 LT |
1 | #include <linux/smp.h> |
2 | #include <linux/timex.h> | |
3 | #include <linux/string.h> | |
1da177e4 | 4 | #include <linux/seq_file.h> |
95235ca2 | 5 | #include <linux/cpufreq.h> |
1da177e4 LT |
6 | |
7 | /* | |
8 | * Get CPU information for use by the procfs. | |
9 | */ | |
a967ceac HS |
10 | static void show_cpuinfo_core(struct seq_file *m, struct cpuinfo_x86 *c, |
11 | unsigned int cpu) | |
12 | { | |
327f4387 | 13 | #ifdef CONFIG_SMP |
a477c859 | 14 | seq_printf(m, "physical id\t: %d\n", c->phys_proc_id); |
7d79a7bd BG |
15 | seq_printf(m, "siblings\t: %d\n", |
16 | cpumask_weight(topology_core_cpumask(cpu))); | |
a477c859 HD |
17 | seq_printf(m, "core id\t\t: %d\n", c->cpu_core_id); |
18 | seq_printf(m, "cpu cores\t: %d\n", c->booted_cores); | |
19 | seq_printf(m, "apicid\t\t: %d\n", c->apicid); | |
20 | seq_printf(m, "initial apicid\t: %d\n", c->initial_apicid); | |
a967ceac HS |
21 | #endif |
22 | } | |
23 | ||
327f4387 | 24 | #ifdef CONFIG_X86_32 |
a967ceac HS |
25 | static void show_cpuinfo_misc(struct seq_file *m, struct cpuinfo_x86 *c) |
26 | { | |
a967ceac HS |
27 | seq_printf(m, |
28 | "fdiv_bug\t: %s\n" | |
a967ceac HS |
29 | "f00f_bug\t: %s\n" |
30 | "coma_bug\t: %s\n" | |
31 | "fpu\t\t: %s\n" | |
32 | "fpu_exception\t: %s\n" | |
33 | "cpuid level\t: %d\n" | |
6415813b | 34 | "wp\t\t: yes\n", |
93a829e8 | 35 | static_cpu_has_bug(X86_BUG_FDIV) ? "yes" : "no", |
e2604b49 | 36 | static_cpu_has_bug(X86_BUG_F00F) ? "yes" : "no", |
c5b41a67 | 37 | static_cpu_has_bug(X86_BUG_COMA) ? "yes" : "no", |
60e019eb PA |
38 | static_cpu_has(X86_FEATURE_FPU) ? "yes" : "no", |
39 | static_cpu_has(X86_FEATURE_FPU) ? "yes" : "no", | |
6415813b | 40 | c->cpuid_level); |
a967ceac | 41 | } |
2aef7720 | 42 | #else |
2aef7720 HS |
43 | static void show_cpuinfo_misc(struct seq_file *m, struct cpuinfo_x86 *c) |
44 | { | |
45 | seq_printf(m, | |
46 | "fpu\t\t: yes\n" | |
47 | "fpu_exception\t: yes\n" | |
48 | "cpuid level\t: %d\n" | |
49 | "wp\t\t: yes\n", | |
50 | c->cpuid_level); | |
51 | } | |
52 | #endif | |
a967ceac | 53 | |
1da177e4 LT |
54 | static int show_cpuinfo(struct seq_file *m, void *v) |
55 | { | |
1da177e4 | 56 | struct cpuinfo_x86 *c = v; |
141168c3 | 57 | unsigned int cpu; |
a967ceac | 58 | int i; |
1da177e4 | 59 | |
a967ceac | 60 | cpu = c->cpu_index; |
a967ceac HS |
61 | seq_printf(m, "processor\t: %u\n" |
62 | "vendor_id\t: %s\n" | |
63 | "cpu family\t: %d\n" | |
64 | "model\t\t: %u\n" | |
65 | "model name\t: %s\n", | |
66 | cpu, | |
67 | c->x86_vendor_id[0] ? c->x86_vendor_id : "unknown", | |
68 | c->x86, | |
69 | c->x86_model, | |
70 | c->x86_model_id[0] ? c->x86_model_id : "unknown"); | |
1da177e4 LT |
71 | |
72 | if (c->x86_mask || c->cpuid_level >= 0) | |
73 | seq_printf(m, "stepping\t: %d\n", c->x86_mask); | |
74 | else | |
3736708f | 75 | seq_puts(m, "stepping\t: unknown\n"); |
506ed6b5 | 76 | if (c->microcode) |
881e23e5 | 77 | seq_printf(m, "microcode\t: 0x%x\n", c->microcode); |
1da177e4 | 78 | |
a967ceac HS |
79 | if (cpu_has(c, X86_FEATURE_TSC)) { |
80 | unsigned int freq = cpufreq_quick_get(cpu); | |
81 | ||
95235ca2 VP |
82 | if (!freq) |
83 | freq = cpu_khz; | |
a3a255e7 | 84 | seq_printf(m, "cpu MHz\t\t: %u.%03u\n", |
a967ceac | 85 | freq / 1000, (freq % 1000)); |
1da177e4 LT |
86 | } |
87 | ||
88 | /* Cache size */ | |
89 | if (c->x86_cache_size >= 0) | |
90 | seq_printf(m, "cache size\t: %d KB\n", c->x86_cache_size); | |
a967ceac HS |
91 | |
92 | show_cpuinfo_core(m, c, cpu); | |
93 | show_cpuinfo_misc(m, c); | |
94 | ||
3736708f | 95 | seq_puts(m, "flags\t\t:"); |
a967ceac HS |
96 | for (i = 0; i < 32*NCAPINTS; i++) |
97 | if (cpu_has(c, i) && x86_cap_flags[i] != NULL) | |
1da177e4 LT |
98 | seq_printf(m, " %s", x86_cap_flags[i]); |
99 | ||
3736708f | 100 | seq_puts(m, "\nbugs\t\t:"); |
80a208bd BP |
101 | for (i = 0; i < 32*NBUGINTS; i++) { |
102 | unsigned int bug_bit = 32*NCAPINTS + i; | |
103 | ||
104 | if (cpu_has_bug(c, bug_bit) && x86_bug_flags[i]) | |
105 | seq_printf(m, " %s", x86_bug_flags[i]); | |
106 | } | |
107 | ||
f84c3a42 HS |
108 | seq_printf(m, "\nbogomips\t: %lu.%02lu\n", |
109 | c->loops_per_jiffy/(500000/HZ), | |
110 | (c->loops_per_jiffy/(5000/HZ)) % 100); | |
2aef7720 HS |
111 | |
112 | #ifdef CONFIG_X86_64 | |
113 | if (c->x86_tlbsize > 0) | |
114 | seq_printf(m, "TLB size\t: %d 4K pages\n", c->x86_tlbsize); | |
115 | #endif | |
f84c3a42 | 116 | seq_printf(m, "clflush size\t: %u\n", c->x86_clflush_size); |
2aef7720 HS |
117 | seq_printf(m, "cache_alignment\t: %d\n", c->x86_cache_alignment); |
118 | seq_printf(m, "address sizes\t: %u bits physical, %u bits virtual\n", | |
119 | c->x86_phys_bits, c->x86_virt_bits); | |
f84c3a42 | 120 | |
3736708f | 121 | seq_puts(m, "power management:"); |
f84c3a42 | 122 | for (i = 0; i < 32; i++) { |
3f98bc49 AK |
123 | if (c->x86_power & (1 << i)) { |
124 | if (i < ARRAY_SIZE(x86_power_flags) && | |
125 | x86_power_flags[i]) | |
126 | seq_printf(m, "%s%s", | |
8bdbd962 | 127 | x86_power_flags[i][0] ? " " : "", |
3f98bc49 AK |
128 | x86_power_flags[i]); |
129 | else | |
130 | seq_printf(m, " [%d]", i); | |
131 | } | |
f84c3a42 | 132 | } |
3f98bc49 | 133 | |
3736708f | 134 | seq_puts(m, "\n\n"); |
3dd9d514 | 135 | |
1da177e4 LT |
136 | return 0; |
137 | } | |
138 | ||
139 | static void *c_start(struct seq_file *m, loff_t *pos) | |
140 | { | |
dec08a83 | 141 | *pos = cpumask_next(*pos - 1, cpu_online_mask); |
bc8bcc79 | 142 | if ((*pos) < nr_cpu_ids) |
92cb7612 MT |
143 | return &cpu_data(*pos); |
144 | return NULL; | |
1da177e4 | 145 | } |
a967ceac | 146 | |
1da177e4 LT |
147 | static void *c_next(struct seq_file *m, void *v, loff_t *pos) |
148 | { | |
bc8bcc79 | 149 | (*pos)++; |
1da177e4 LT |
150 | return c_start(m, pos); |
151 | } | |
a967ceac | 152 | |
1da177e4 LT |
153 | static void c_stop(struct seq_file *m, void *v) |
154 | { | |
155 | } | |
a967ceac | 156 | |
8a45eb31 | 157 | const struct seq_operations cpuinfo_op = { |
1da177e4 LT |
158 | .start = c_start, |
159 | .next = c_next, | |
160 | .stop = c_stop, | |
161 | .show = show_cpuinfo, | |
162 | }; |