]> git.proxmox.com Git - mirror_ubuntu-artful-kernel.git/blame - arch/x86/kernel/traps.c
asmlinkage, x86: Add explicit __visible to arch/x86/*
[mirror_ubuntu-artful-kernel.git] / arch / x86 / kernel / traps.c
CommitLineData
1da177e4 1/*
1da177e4 2 * Copyright (C) 1991, 1992 Linus Torvalds
a8c1be9d 3 * Copyright (C) 2000, 2001, 2002 Andi Kleen, SuSE Labs
1da177e4
LT
4 *
5 * Pentium III FXSR, SSE support
6 * Gareth Hughes <gareth@valinux.com>, May 2000
7 */
8
9/*
c1d518c8 10 * Handle hardware traps and faults.
1da177e4 11 */
c767a54b
JP
12
13#define pr_fmt(fmt) KBUILD_MODNAME ": " fmt
14
56dd9470 15#include <linux/context_tracking.h>
b5964405
IM
16#include <linux/interrupt.h>
17#include <linux/kallsyms.h>
18#include <linux/spinlock.h>
b5964405
IM
19#include <linux/kprobes.h>
20#include <linux/uaccess.h>
b5964405 21#include <linux/kdebug.h>
f503b5ae 22#include <linux/kgdb.h>
1da177e4 23#include <linux/kernel.h>
b5964405
IM
24#include <linux/module.h>
25#include <linux/ptrace.h>
1da177e4 26#include <linux/string.h>
b5964405 27#include <linux/delay.h>
1da177e4 28#include <linux/errno.h>
b5964405
IM
29#include <linux/kexec.h>
30#include <linux/sched.h>
1da177e4 31#include <linux/timer.h>
1da177e4 32#include <linux/init.h>
91768d6c 33#include <linux/bug.h>
b5964405
IM
34#include <linux/nmi.h>
35#include <linux/mm.h>
c1d518c8
AH
36#include <linux/smp.h>
37#include <linux/io.h>
1da177e4
LT
38
39#ifdef CONFIG_EISA
40#include <linux/ioport.h>
41#include <linux/eisa.h>
42#endif
43
c0d12172
DJ
44#if defined(CONFIG_EDAC)
45#include <linux/edac.h>
46#endif
47
f8561296 48#include <asm/kmemcheck.h>
b5964405 49#include <asm/stacktrace.h>
1da177e4 50#include <asm/processor.h>
1da177e4 51#include <asm/debugreg.h>
60063497 52#include <linux/atomic.h>
08d636b6 53#include <asm/ftrace.h>
c1d518c8 54#include <asm/traps.h>
1da177e4
LT
55#include <asm/desc.h>
56#include <asm/i387.h>
1361b83a 57#include <asm/fpu-internal.h>
9e55e44e 58#include <asm/mce.h>
4eefbe79 59#include <asm/fixmap.h>
1164dd00 60#include <asm/mach_traps.h>
17f41571 61#include <asm/alternative.h>
c1d518c8 62
081f75bb 63#ifdef CONFIG_X86_64
428cf902 64#include <asm/x86_init.h>
081f75bb
AH
65#include <asm/pgalloc.h>
66#include <asm/proto.h>
4df05f36
KC
67
68/* No need to be aligned, but done to keep all IDTs defined the same way. */
69gate_desc debug_idt_table[NR_VECTORS] __page_aligned_bss;
081f75bb 70#else
c1d518c8 71#include <asm/processor-flags.h>
8e6dafd6 72#include <asm/setup.h>
1da177e4 73
1da177e4 74asmlinkage int system_call(void);
081f75bb 75#endif
1da177e4 76
4df05f36
KC
77/* Must be page-aligned because the real IDT is used in a fixmap. */
78gate_desc idt_table[NR_VECTORS] __page_aligned_bss;
79
b77b881f
YL
80DECLARE_BITMAP(used_vectors, NR_VECTORS);
81EXPORT_SYMBOL_GPL(used_vectors);
82
762db434
AH
83static inline void conditional_sti(struct pt_regs *regs)
84{
85 if (regs->flags & X86_EFLAGS_IF)
86 local_irq_enable();
87}
88
3d2a71a5
AH
89static inline void preempt_conditional_sti(struct pt_regs *regs)
90{
bdb43806 91 preempt_count_inc();
3d2a71a5
AH
92 if (regs->flags & X86_EFLAGS_IF)
93 local_irq_enable();
94}
95
be716615
TG
96static inline void conditional_cli(struct pt_regs *regs)
97{
98 if (regs->flags & X86_EFLAGS_IF)
99 local_irq_disable();
100}
101
3d2a71a5
AH
102static inline void preempt_conditional_cli(struct pt_regs *regs)
103{
104 if (regs->flags & X86_EFLAGS_IF)
105 local_irq_disable();
bdb43806 106 preempt_count_dec();
3d2a71a5
AH
107}
108
c416ddf5
FW
109static int __kprobes
110do_trap_no_signal(struct task_struct *tsk, int trapnr, char *str,
111 struct pt_regs *regs, long error_code)
1da177e4 112{
081f75bb 113#ifdef CONFIG_X86_32
6b6891f9 114 if (regs->flags & X86_VM_MASK) {
3c1326f8 115 /*
c416ddf5 116 * Traps 0, 1, 3, 4, and 5 should be forwarded to vm86.
3c1326f8
AH
117 * On nmi (interrupt 2), do_trap should not be called.
118 */
c416ddf5
FW
119 if (trapnr < X86_TRAP_UD) {
120 if (!handle_vm86_trap((struct kernel_vm86_regs *) regs,
121 error_code, trapnr))
122 return 0;
123 }
124 return -1;
1da177e4 125 }
081f75bb 126#endif
c416ddf5
FW
127 if (!user_mode(regs)) {
128 if (!fixup_exception(regs)) {
129 tsk->thread.error_code = error_code;
130 tsk->thread.trap_nr = trapnr;
131 die(str, regs, error_code);
132 }
133 return 0;
134 }
1da177e4 135
c416ddf5
FW
136 return -1;
137}
1da177e4 138
c416ddf5
FW
139static void __kprobes
140do_trap(int trapnr, int signr, char *str, struct pt_regs *regs,
141 long error_code, siginfo_t *info)
142{
143 struct task_struct *tsk = current;
144
145
146 if (!do_trap_no_signal(tsk, trapnr, str, regs, error_code))
147 return;
b5964405 148 /*
51e7dc70 149 * We want error_code and trap_nr set for userspace faults and
b5964405
IM
150 * kernelspace faults which result in die(), but not
151 * kernelspace faults which are fixed up. die() gives the
152 * process no chance to handle the signal and notice the
153 * kernel fault information, so that won't result in polluting
154 * the information about previously queued, but not yet
155 * delivered, faults. See also do_general_protection below.
156 */
157 tsk->thread.error_code = error_code;
51e7dc70 158 tsk->thread.trap_nr = trapnr;
d1895183 159
081f75bb
AH
160#ifdef CONFIG_X86_64
161 if (show_unhandled_signals && unhandled_signal(tsk, signr) &&
162 printk_ratelimit()) {
c767a54b
JP
163 pr_info("%s[%d] trap %s ip:%lx sp:%lx error:%lx",
164 tsk->comm, tsk->pid, str,
165 regs->ip, regs->sp, error_code);
081f75bb 166 print_vma_addr(" in ", regs->ip);
c767a54b 167 pr_cont("\n");
081f75bb
AH
168 }
169#endif
170
b5964405
IM
171 if (info)
172 force_sig_info(signr, info, tsk);
173 else
174 force_sig(signr, tsk);
1da177e4
LT
175}
176
b5964405 177#define DO_ERROR(trapnr, signr, str, name) \
e407d620 178dotraplinkage void do_##name(struct pt_regs *regs, long error_code) \
b5964405 179{ \
6c1e0256
FW
180 enum ctx_state prev_state; \
181 \
182 prev_state = exception_enter(); \
6ba3c97a
FW
183 if (notify_die(DIE_TRAP, str, regs, error_code, \
184 trapnr, signr) == NOTIFY_STOP) { \
6c1e0256 185 exception_exit(prev_state); \
b5964405 186 return; \
6ba3c97a 187 } \
61aef7d2 188 conditional_sti(regs); \
3c1326f8 189 do_trap(trapnr, signr, str, regs, error_code, NULL); \
6c1e0256 190 exception_exit(prev_state); \
1da177e4
LT
191}
192
3c1326f8 193#define DO_ERROR_INFO(trapnr, signr, str, name, sicode, siaddr) \
e407d620 194dotraplinkage void do_##name(struct pt_regs *regs, long error_code) \
b5964405
IM
195{ \
196 siginfo_t info; \
6c1e0256
FW
197 enum ctx_state prev_state; \
198 \
b5964405
IM
199 info.si_signo = signr; \
200 info.si_errno = 0; \
201 info.si_code = sicode; \
202 info.si_addr = (void __user *)siaddr; \
6c1e0256 203 prev_state = exception_enter(); \
6ba3c97a
FW
204 if (notify_die(DIE_TRAP, str, regs, error_code, \
205 trapnr, signr) == NOTIFY_STOP) { \
6c1e0256 206 exception_exit(prev_state); \
b5964405 207 return; \
6ba3c97a 208 } \
61aef7d2 209 conditional_sti(regs); \
3c1326f8 210 do_trap(trapnr, signr, str, regs, error_code, &info); \
6c1e0256 211 exception_exit(prev_state); \
1da177e4
LT
212}
213
d8af4ce4
IM
214DO_ERROR_INFO(X86_TRAP_DE, SIGFPE, "divide error", divide_error, FPE_INTDIV, regs->ip )
215DO_ERROR (X86_TRAP_OF, SIGSEGV, "overflow", overflow )
216DO_ERROR (X86_TRAP_BR, SIGSEGV, "bounds", bounds )
217DO_ERROR_INFO(X86_TRAP_UD, SIGILL, "invalid opcode", invalid_op, ILL_ILLOPN, regs->ip )
218DO_ERROR (X86_TRAP_OLD_MF, SIGFPE, "coprocessor segment overrun", coprocessor_segment_overrun )
219DO_ERROR (X86_TRAP_TS, SIGSEGV, "invalid TSS", invalid_TSS )
220DO_ERROR (X86_TRAP_NP, SIGBUS, "segment not present", segment_not_present )
081f75bb 221#ifdef CONFIG_X86_32
d8af4ce4 222DO_ERROR (X86_TRAP_SS, SIGBUS, "stack segment", stack_segment )
081f75bb 223#endif
d8af4ce4 224DO_ERROR_INFO(X86_TRAP_AC, SIGBUS, "alignment check", alignment_check, BUS_ADRALN, 0 )
1da177e4 225
081f75bb
AH
226#ifdef CONFIG_X86_64
227/* Runs on IST stack */
228dotraplinkage void do_stack_segment(struct pt_regs *regs, long error_code)
229{
6c1e0256
FW
230 enum ctx_state prev_state;
231
232 prev_state = exception_enter();
081f75bb 233 if (notify_die(DIE_TRAP, "stack segment", regs, error_code,
6ba3c97a
FW
234 X86_TRAP_SS, SIGBUS) != NOTIFY_STOP) {
235 preempt_conditional_sti(regs);
236 do_trap(X86_TRAP_SS, SIGBUS, "stack segment", regs, error_code, NULL);
237 preempt_conditional_cli(regs);
238 }
6c1e0256 239 exception_exit(prev_state);
081f75bb
AH
240}
241
242dotraplinkage void do_double_fault(struct pt_regs *regs, long error_code)
243{
244 static const char str[] = "double fault";
245 struct task_struct *tsk = current;
246
6c1e0256 247 exception_enter();
081f75bb 248 /* Return not checked because double check cannot be ignored */
c9408265 249 notify_die(DIE_TRAP, str, regs, error_code, X86_TRAP_DF, SIGSEGV);
081f75bb
AH
250
251 tsk->thread.error_code = error_code;
51e7dc70 252 tsk->thread.trap_nr = X86_TRAP_DF;
081f75bb 253
4d067d8e
BP
254#ifdef CONFIG_DOUBLEFAULT
255 df_debug(regs, error_code);
256#endif
bd8b96df
IM
257 /*
258 * This is always a kernel trap and never fixable (and thus must
259 * never return).
260 */
081f75bb
AH
261 for (;;)
262 die(str, regs, error_code);
263}
264#endif
265
e407d620 266dotraplinkage void __kprobes
13485ab5 267do_general_protection(struct pt_regs *regs, long error_code)
1da177e4 268{
13485ab5 269 struct task_struct *tsk;
6c1e0256 270 enum ctx_state prev_state;
b5964405 271
6c1e0256 272 prev_state = exception_enter();
c6df0d71
AH
273 conditional_sti(regs);
274
081f75bb 275#ifdef CONFIG_X86_32
ef3f6288
FW
276 if (regs->flags & X86_VM_MASK) {
277 local_irq_enable();
278 handle_vm86_fault((struct kernel_vm86_regs *) regs, error_code);
6ba3c97a 279 goto exit;
ef3f6288 280 }
081f75bb 281#endif
1da177e4 282
13485ab5 283 tsk = current;
ef3f6288
FW
284 if (!user_mode(regs)) {
285 if (fixup_exception(regs))
6ba3c97a 286 goto exit;
ef3f6288
FW
287
288 tsk->thread.error_code = error_code;
289 tsk->thread.trap_nr = X86_TRAP_GP;
6ba3c97a
FW
290 if (notify_die(DIE_GPF, "general protection fault", regs, error_code,
291 X86_TRAP_GP, SIGSEGV) != NOTIFY_STOP)
ef3f6288 292 die("general protection fault", regs, error_code);
6ba3c97a 293 goto exit;
ef3f6288 294 }
1da177e4 295
13485ab5 296 tsk->thread.error_code = error_code;
51e7dc70 297 tsk->thread.trap_nr = X86_TRAP_GP;
b5964405 298
13485ab5
AH
299 if (show_unhandled_signals && unhandled_signal(tsk, SIGSEGV) &&
300 printk_ratelimit()) {
c767a54b 301 pr_info("%s[%d] general protection ip:%lx sp:%lx error:%lx",
13485ab5
AH
302 tsk->comm, task_pid_nr(tsk),
303 regs->ip, regs->sp, error_code);
03252919 304 print_vma_addr(" in ", regs->ip);
c767a54b 305 pr_cont("\n");
03252919 306 }
abd4f750 307
13485ab5 308 force_sig(SIGSEGV, tsk);
6ba3c97a 309exit:
6c1e0256 310 exception_exit(prev_state);
1da177e4
LT
311}
312
c1d518c8 313/* May run on IST stack. */
08d636b6 314dotraplinkage void __kprobes notrace do_int3(struct pt_regs *regs, long error_code)
1da177e4 315{
6c1e0256
FW
316 enum ctx_state prev_state;
317
08d636b6 318#ifdef CONFIG_DYNAMIC_FTRACE
a192cd04
SR
319 /*
320 * ftrace must be first, everything else may cause a recursive crash.
321 * See note by declaration of modifying_ftrace_code in ftrace.c
322 */
323 if (unlikely(atomic_read(&modifying_ftrace_code)) &&
324 ftrace_int3_handler(regs))
08d636b6
SR
325 return;
326#endif
17f41571
JK
327 if (poke_int3_handler(regs))
328 return;
329
6c1e0256 330 prev_state = exception_enter();
f503b5ae 331#ifdef CONFIG_KGDB_LOW_LEVEL_TRAP
c9408265
KC
332 if (kgdb_ll_trap(DIE_INT3, "int3", regs, error_code, X86_TRAP_BP,
333 SIGTRAP) == NOTIFY_STOP)
6ba3c97a 334 goto exit;
f503b5ae 335#endif /* CONFIG_KGDB_LOW_LEVEL_TRAP */
cc3a1bf5 336
c9408265
KC
337 if (notify_die(DIE_INT3, "int3", regs, error_code, X86_TRAP_BP,
338 SIGTRAP) == NOTIFY_STOP)
6ba3c97a 339 goto exit;
b5964405 340
42181186
SR
341 /*
342 * Let others (NMI) know that the debug stack is in use
343 * as we may switch to the interrupt stack.
344 */
345 debug_stack_usage_inc();
4915a35e 346 preempt_conditional_sti(regs);
c9408265 347 do_trap(X86_TRAP_BP, SIGTRAP, "int3", regs, error_code, NULL);
4915a35e 348 preempt_conditional_cli(regs);
42181186 349 debug_stack_usage_dec();
6ba3c97a 350exit:
6c1e0256 351 exception_exit(prev_state);
1da177e4 352}
1da177e4 353
081f75bb 354#ifdef CONFIG_X86_64
bd8b96df
IM
355/*
356 * Help handler running on IST stack to switch back to user stack
357 * for scheduling or signal handling. The actual stack switch is done in
358 * entry.S
359 */
2605fc21 360asmlinkage __visible __kprobes struct pt_regs *sync_regs(struct pt_regs *eregs)
081f75bb
AH
361{
362 struct pt_regs *regs = eregs;
363 /* Did already sync */
364 if (eregs == (struct pt_regs *)eregs->sp)
365 ;
366 /* Exception from user space */
367 else if (user_mode(eregs))
368 regs = task_pt_regs(current);
bd8b96df
IM
369 /*
370 * Exception from kernel and interrupts are enabled. Move to
371 * kernel process stack.
372 */
081f75bb
AH
373 else if (eregs->flags & X86_EFLAGS_IF)
374 regs = (struct pt_regs *)(eregs->sp -= sizeof(struct pt_regs));
375 if (eregs != regs)
376 *regs = *eregs;
377 return regs;
378}
379#endif
380
1da177e4
LT
381/*
382 * Our handling of the processor debug registers is non-trivial.
383 * We do not clear them on entry and exit from the kernel. Therefore
384 * it is possible to get a watchpoint trap here from inside the kernel.
385 * However, the code in ./ptrace.c has ensured that the user can
386 * only set watchpoints on userspace addresses. Therefore the in-kernel
387 * watchpoint trap can only occur in code which is reading/writing
388 * from user space. Such code must not hold kernel locks (since it
389 * can equally take a page fault), therefore it is safe to call
390 * force_sig_info even though that claims and releases locks.
b5964405 391 *
1da177e4
LT
392 * Code in ./signal.c ensures that the debug control register
393 * is restored before we deliver any signal, and therefore that
394 * user code runs with the correct debug control register even though
395 * we clear it here.
396 *
397 * Being careful here means that we don't have to be as careful in a
398 * lot of more complicated places (task switching can be a bit lazy
399 * about restoring all the debug state, and ptrace doesn't have to
400 * find every occurrence of the TF bit that could be saved away even
401 * by user code)
c1d518c8
AH
402 *
403 * May run on IST stack.
1da177e4 404 */
e407d620 405dotraplinkage void __kprobes do_debug(struct pt_regs *regs, long error_code)
1da177e4 406{
1da177e4 407 struct task_struct *tsk = current;
6c1e0256 408 enum ctx_state prev_state;
a1e80faf 409 int user_icebp = 0;
08d68323 410 unsigned long dr6;
da654b74 411 int si_code;
1da177e4 412
6c1e0256 413 prev_state = exception_enter();
6ba3c97a 414
08d68323 415 get_debugreg(dr6, 6);
1da177e4 416
40f9249a
P
417 /* Filter out all the reserved bits which are preset to 1 */
418 dr6 &= ~DR6_RESERVED;
419
a1e80faf
FW
420 /*
421 * If dr6 has no reason to give us about the origin of this trap,
422 * then it's very likely the result of an icebp/int01 trap.
423 * User wants a sigtrap for that.
424 */
425 if (!dr6 && user_mode(regs))
426 user_icebp = 1;
427
f8561296 428 /* Catch kmemcheck conditions first of all! */
eadb8a09 429 if ((dr6 & DR_STEP) && kmemcheck_trap(regs))
6ba3c97a 430 goto exit;
f8561296 431
08d68323
P
432 /* DR6 may or may not be cleared by the CPU */
433 set_debugreg(0, 6);
10faa81e 434
ea8e61b7
PZ
435 /*
436 * The processor cleared BTF, so don't mark that we need it set.
437 */
438 clear_tsk_thread_flag(tsk, TIF_BLOCKSTEP);
439
08d68323
P
440 /* Store the virtualized DR6 value */
441 tsk->thread.debugreg6 = dr6;
442
5a802e15 443 if (notify_die(DIE_DEBUG, "debug", regs, (long)&dr6, error_code,
62edab90 444 SIGTRAP) == NOTIFY_STOP)
6ba3c97a 445 goto exit;
3d2a71a5 446
42181186
SR
447 /*
448 * Let others (NMI) know that the debug stack is in use
449 * as we may switch to the interrupt stack.
450 */
451 debug_stack_usage_inc();
452
1da177e4 453 /* It's safe to allow irq's after DR6 has been saved */
3d2a71a5 454 preempt_conditional_sti(regs);
1da177e4 455
08d68323 456 if (regs->flags & X86_VM_MASK) {
c9408265
KC
457 handle_vm86_trap((struct kernel_vm86_regs *) regs, error_code,
458 X86_TRAP_DB);
6554287b 459 preempt_conditional_cli(regs);
42181186 460 debug_stack_usage_dec();
6ba3c97a 461 goto exit;
1da177e4
LT
462 }
463
1da177e4 464 /*
08d68323
P
465 * Single-stepping through system calls: ignore any exceptions in
466 * kernel space, but re-enable TF when returning to user mode.
467 *
468 * We already checked v86 mode above, so we can check for kernel mode
469 * by just checking the CPL of CS.
1da177e4 470 */
08d68323
P
471 if ((dr6 & DR_STEP) && !user_mode(regs)) {
472 tsk->thread.debugreg6 &= ~DR_STEP;
473 set_tsk_thread_flag(tsk, TIF_SINGLESTEP);
474 regs->flags &= ~X86_EFLAGS_TF;
1da177e4 475 }
08d68323 476 si_code = get_si_code(tsk->thread.debugreg6);
a1e80faf 477 if (tsk->thread.debugreg6 & (DR_STEP | DR_TRAP_BITS) || user_icebp)
08d68323 478 send_sigtrap(tsk, regs, error_code, si_code);
3d2a71a5 479 preempt_conditional_cli(regs);
42181186 480 debug_stack_usage_dec();
1da177e4 481
6ba3c97a 482exit:
6c1e0256 483 exception_exit(prev_state);
1da177e4
LT
484}
485
486/*
487 * Note that we play around with the 'TS' bit in an attempt to get
488 * the correct behaviour even in the presence of the asynchronous
489 * IRQ13 behaviour
490 */
9b6dba9e 491void math_error(struct pt_regs *regs, int error_code, int trapnr)
1da177e4 492{
e2e75c91 493 struct task_struct *task = current;
1da177e4 494 siginfo_t info;
9b6dba9e 495 unsigned short err;
c9408265
KC
496 char *str = (trapnr == X86_TRAP_MF) ? "fpu exception" :
497 "simd exception";
e2e75c91
BG
498
499 if (notify_die(DIE_TRAP, str, regs, error_code, trapnr, SIGFPE) == NOTIFY_STOP)
500 return;
501 conditional_sti(regs);
502
503 if (!user_mode_vm(regs))
504 {
505 if (!fixup_exception(regs)) {
506 task->thread.error_code = error_code;
51e7dc70 507 task->thread.trap_nr = trapnr;
e2e75c91
BG
508 die(str, regs, error_code);
509 }
510 return;
511 }
1da177e4
LT
512
513 /*
514 * Save the info for the exception handler and clear the error.
515 */
1da177e4 516 save_init_fpu(task);
51e7dc70 517 task->thread.trap_nr = trapnr;
9b6dba9e 518 task->thread.error_code = error_code;
1da177e4
LT
519 info.si_signo = SIGFPE;
520 info.si_errno = 0;
9b6dba9e 521 info.si_addr = (void __user *)regs->ip;
c9408265 522 if (trapnr == X86_TRAP_MF) {
9b6dba9e
BG
523 unsigned short cwd, swd;
524 /*
525 * (~cwd & swd) will mask out exceptions that are not set to unmasked
526 * status. 0x3f is the exception bits in these regs, 0x200 is the
527 * C1 reg you need in case of a stack fault, 0x040 is the stack
528 * fault bit. We should only be taking one exception at a time,
529 * so if this combination doesn't produce any single exception,
530 * then we have a bad program that isn't synchronizing its FPU usage
531 * and it will suffer the consequences since we won't be able to
532 * fully reproduce the context of the exception
533 */
534 cwd = get_fpu_cwd(task);
535 swd = get_fpu_swd(task);
adf77bac 536
9b6dba9e
BG
537 err = swd & ~cwd;
538 } else {
539 /*
540 * The SIMD FPU exceptions are handled a little differently, as there
541 * is only a single status/control register. Thus, to determine which
542 * unmasked exception was caught we must mask the exception mask bits
543 * at 0x1f80, and then use these to mask the exception bits at 0x3f.
544 */
545 unsigned short mxcsr = get_fpu_mxcsr(task);
546 err = ~(mxcsr >> 7) & mxcsr;
547 }
adf77bac
PA
548
549 if (err & 0x001) { /* Invalid op */
b5964405
IM
550 /*
551 * swd & 0x240 == 0x040: Stack Underflow
552 * swd & 0x240 == 0x240: Stack Overflow
553 * User must clear the SF bit (0x40) if set
554 */
555 info.si_code = FPE_FLTINV;
adf77bac 556 } else if (err & 0x004) { /* Divide by Zero */
b5964405 557 info.si_code = FPE_FLTDIV;
adf77bac 558 } else if (err & 0x008) { /* Overflow */
b5964405 559 info.si_code = FPE_FLTOVF;
adf77bac
PA
560 } else if (err & 0x012) { /* Denormal, Underflow */
561 info.si_code = FPE_FLTUND;
562 } else if (err & 0x020) { /* Precision */
b5964405 563 info.si_code = FPE_FLTRES;
adf77bac 564 } else {
bd8b96df 565 /*
c9408265
KC
566 * If we're using IRQ 13, or supposedly even some trap
567 * X86_TRAP_MF implementations, it's possible
568 * we get a spurious trap, which is not an error.
bd8b96df 569 */
c9408265 570 return;
1da177e4
LT
571 }
572 force_sig_info(SIGFPE, &info, task);
573}
574
e407d620 575dotraplinkage void do_coprocessor_error(struct pt_regs *regs, long error_code)
1da177e4 576{
6c1e0256
FW
577 enum ctx_state prev_state;
578
579 prev_state = exception_enter();
c9408265 580 math_error(regs, error_code, X86_TRAP_MF);
6c1e0256 581 exception_exit(prev_state);
1da177e4
LT
582}
583
e407d620
AH
584dotraplinkage void
585do_simd_coprocessor_error(struct pt_regs *regs, long error_code)
1da177e4 586{
6c1e0256
FW
587 enum ctx_state prev_state;
588
589 prev_state = exception_enter();
c9408265 590 math_error(regs, error_code, X86_TRAP_XF);
6c1e0256 591 exception_exit(prev_state);
1da177e4
LT
592}
593
e407d620
AH
594dotraplinkage void
595do_spurious_interrupt_bug(struct pt_regs *regs, long error_code)
1da177e4 596{
cf81978d 597 conditional_sti(regs);
1da177e4
LT
598#if 0
599 /* No need to warn about this any longer. */
c767a54b 600 pr_info("Ignoring P6 Local APIC Spurious Interrupt Bug...\n");
1da177e4
LT
601#endif
602}
603
2605fc21 604asmlinkage __visible void __attribute__((weak)) smp_thermal_interrupt(void)
1da177e4 605{
1da177e4 606}
4efc0670 607
2605fc21 608asmlinkage __visible void __attribute__((weak)) smp_threshold_interrupt(void)
081f75bb
AH
609{
610}
611
1da177e4 612/*
b5964405 613 * 'math_state_restore()' saves the current math information in the
1da177e4
LT
614 * old math state array, and gets the new ones from the current task
615 *
616 * Careful.. There are problems with IBM-designed IRQ13 behaviour.
617 * Don't touch unless you *really* know how it works.
618 *
be98c2cd
LT
619 * Must be called with kernel preemption disabled (eg with local
620 * local interrupts as in the case of do_device_not_available).
1da177e4 621 */
be98c2cd 622void math_state_restore(void)
1da177e4 623{
f94edacf 624 struct task_struct *tsk = current;
1da177e4 625
aa283f49
SS
626 if (!tsk_used_math(tsk)) {
627 local_irq_enable();
628 /*
629 * does a slab alloc which can sleep
630 */
631 if (init_fpu(tsk)) {
632 /*
633 * ran out of memory!
634 */
635 do_group_exit(SIGKILL);
636 return;
637 }
638 local_irq_disable();
639 }
640
f94edacf 641 __thread_fpu_begin(tsk);
304bceda 642
80ab6f1e
LT
643 /*
644 * Paranoid restore. send a SIGSEGV if we fail to restore the state.
645 */
646 if (unlikely(restore_fpu_checking(tsk))) {
304bceda 647 drop_init_fpu(tsk);
80ab6f1e
LT
648 force_sig(SIGSEGV, tsk);
649 return;
650 }
b3b0870e 651
c375f15a 652 tsk->thread.fpu_counter++;
1da177e4 653}
5992b6da 654EXPORT_SYMBOL_GPL(math_state_restore);
1da177e4 655
e407d620 656dotraplinkage void __kprobes
aa78bcfa 657do_device_not_available(struct pt_regs *regs, long error_code)
7643e9b9 658{
6c1e0256
FW
659 enum ctx_state prev_state;
660
661 prev_state = exception_enter();
5d2bd700 662 BUG_ON(use_eager_fpu());
304bceda 663
a334fe43 664#ifdef CONFIG_MATH_EMULATION
7643e9b9 665 if (read_cr0() & X86_CR0_EM) {
d315760f
TH
666 struct math_emu_info info = { };
667
7643e9b9 668 conditional_sti(regs);
d315760f 669
aa78bcfa 670 info.regs = regs;
d315760f 671 math_emulate(&info);
6c1e0256 672 exception_exit(prev_state);
a334fe43 673 return;
7643e9b9 674 }
a334fe43
BG
675#endif
676 math_state_restore(); /* interrupts still off */
677#ifdef CONFIG_X86_32
678 conditional_sti(regs);
081f75bb 679#endif
6c1e0256 680 exception_exit(prev_state);
7643e9b9
AH
681}
682
081f75bb 683#ifdef CONFIG_X86_32
e407d620 684dotraplinkage void do_iret_error(struct pt_regs *regs, long error_code)
f8e0870f
AH
685{
686 siginfo_t info;
6c1e0256 687 enum ctx_state prev_state;
6ba3c97a 688
6c1e0256 689 prev_state = exception_enter();
f8e0870f
AH
690 local_irq_enable();
691
692 info.si_signo = SIGILL;
693 info.si_errno = 0;
694 info.si_code = ILL_BADSTK;
fc6fcdfb 695 info.si_addr = NULL;
c9408265 696 if (notify_die(DIE_TRAP, "iret exception", regs, error_code,
6ba3c97a
FW
697 X86_TRAP_IRET, SIGILL) != NOTIFY_STOP) {
698 do_trap(X86_TRAP_IRET, SIGILL, "iret exception", regs, error_code,
699 &info);
700 }
6c1e0256 701 exception_exit(prev_state);
f8e0870f 702}
081f75bb 703#endif
f8e0870f 704
29c84391
JK
705/* Set of traps needed for early debugging. */
706void __init early_trap_init(void)
707{
c9408265 708 set_intr_gate_ist(X86_TRAP_DB, &debug, DEBUG_STACK);
29c84391 709 /* int3 can be called from all */
c9408265 710 set_system_intr_gate_ist(X86_TRAP_BP, &int3, DEBUG_STACK);
8170e6be 711#ifdef CONFIG_X86_32
25c74b10 712 set_intr_gate(X86_TRAP_PF, page_fault);
8170e6be 713#endif
29c84391
JK
714 load_idt(&idt_descr);
715}
716
8170e6be
PA
717void __init early_trap_pf_init(void)
718{
719#ifdef CONFIG_X86_64
25c74b10 720 set_intr_gate(X86_TRAP_PF, page_fault);
8170e6be
PA
721#endif
722}
723
1da177e4
LT
724void __init trap_init(void)
725{
dbeb2be2
RR
726 int i;
727
1da177e4 728#ifdef CONFIG_EISA
927222b1 729 void __iomem *p = early_ioremap(0x0FFFD9, 4);
b5964405
IM
730
731 if (readl(p) == 'E' + ('I'<<8) + ('S'<<16) + ('A'<<24))
1da177e4 732 EISA_bus = 1;
927222b1 733 early_iounmap(p, 4);
1da177e4
LT
734#endif
735
25c74b10 736 set_intr_gate(X86_TRAP_DE, divide_error);
c9408265 737 set_intr_gate_ist(X86_TRAP_NMI, &nmi, NMI_STACK);
699d2937 738 /* int4 can be called from all */
c9408265 739 set_system_intr_gate(X86_TRAP_OF, &overflow);
25c74b10
SA
740 set_intr_gate(X86_TRAP_BR, bounds);
741 set_intr_gate(X86_TRAP_UD, invalid_op);
742 set_intr_gate(X86_TRAP_NM, device_not_available);
081f75bb 743#ifdef CONFIG_X86_32
c9408265 744 set_task_gate(X86_TRAP_DF, GDT_ENTRY_DOUBLEFAULT_TSS);
081f75bb 745#else
c9408265 746 set_intr_gate_ist(X86_TRAP_DF, &double_fault, DOUBLEFAULT_STACK);
081f75bb 747#endif
25c74b10
SA
748 set_intr_gate(X86_TRAP_OLD_MF, coprocessor_segment_overrun);
749 set_intr_gate(X86_TRAP_TS, invalid_TSS);
750 set_intr_gate(X86_TRAP_NP, segment_not_present);
c9408265 751 set_intr_gate_ist(X86_TRAP_SS, &stack_segment, STACKFAULT_STACK);
25c74b10
SA
752 set_intr_gate(X86_TRAP_GP, general_protection);
753 set_intr_gate(X86_TRAP_SPURIOUS, spurious_interrupt_bug);
754 set_intr_gate(X86_TRAP_MF, coprocessor_error);
755 set_intr_gate(X86_TRAP_AC, alignment_check);
1da177e4 756#ifdef CONFIG_X86_MCE
c9408265 757 set_intr_gate_ist(X86_TRAP_MC, &machine_check, MCE_STACK);
1da177e4 758#endif
25c74b10 759 set_intr_gate(X86_TRAP_XF, simd_coprocessor_error);
1da177e4 760
bb3f0b59
YL
761 /* Reserve all the builtin and the syscall vector: */
762 for (i = 0; i < FIRST_EXTERNAL_VECTOR; i++)
763 set_bit(i, used_vectors);
764
081f75bb
AH
765#ifdef CONFIG_IA32_EMULATION
766 set_system_intr_gate(IA32_SYSCALL_VECTOR, ia32_syscall);
bb3f0b59 767 set_bit(IA32_SYSCALL_VECTOR, used_vectors);
081f75bb
AH
768#endif
769
770#ifdef CONFIG_X86_32
699d2937 771 set_system_trap_gate(SYSCALL_VECTOR, &system_call);
dbeb2be2 772 set_bit(SYSCALL_VECTOR, used_vectors);
081f75bb 773#endif
bb3f0b59 774
4eefbe79
KC
775 /*
776 * Set the IDT descriptor to a fixed read-only location, so that the
777 * "sidt" instruction will not leak the location of the kernel, and
778 * to defend the IDT against arbitrary memory write vulnerabilities.
779 * It will be reloaded in cpu_init() */
780 __set_fixmap(FIX_RO_IDT, __pa_symbol(idt_table), PAGE_KERNEL_RO);
781 idt_descr.address = fix_to_virt(FIX_RO_IDT);
782
1da177e4 783 /*
b5964405 784 * Should be a barrier for any external CPU state:
1da177e4
LT
785 */
786 cpu_init();
787
428cf902 788 x86_init.irqs.trap_init();
228bdaa9
SR
789
790#ifdef CONFIG_X86_64
629f4f9d 791 memcpy(&debug_idt_table, &idt_table, IDT_ENTRIES * 16);
c9408265
KC
792 set_nmi_gate(X86_TRAP_DB, &debug);
793 set_nmi_gate(X86_TRAP_BP, &int3);
228bdaa9 794#endif
1da177e4 795}