]>
Commit | Line | Data |
---|---|---|
6aa8b732 | 1 | /****************************************************************************** |
56e82318 | 2 | * emulate.c |
6aa8b732 AK |
3 | * |
4 | * Generic x86 (32-bit and 64-bit) instruction decoder and emulator. | |
5 | * | |
6 | * Copyright (c) 2005 Keir Fraser | |
7 | * | |
8 | * Linux coding style, mod r/m decoder, segment base fixes, real-mode | |
dcc0766b | 9 | * privileged instructions: |
6aa8b732 AK |
10 | * |
11 | * Copyright (C) 2006 Qumranet | |
9611c187 | 12 | * Copyright 2010 Red Hat, Inc. and/or its affiliates. |
6aa8b732 AK |
13 | * |
14 | * Avi Kivity <avi@qumranet.com> | |
15 | * Yaniv Kamay <yaniv@qumranet.com> | |
16 | * | |
17 | * This work is licensed under the terms of the GNU GPL, version 2. See | |
18 | * the COPYING file in the top-level directory. | |
19 | * | |
20 | * From: xen-unstable 10676:af9809f51f81a3c43f276f00c81a52ef558afda4 | |
21 | */ | |
22 | ||
edf88417 | 23 | #include <linux/kvm_host.h> |
5fdbf976 | 24 | #include "kvm_cache_regs.h" |
6aa8b732 | 25 | #include <linux/module.h> |
56e82318 | 26 | #include <asm/kvm_emulate.h> |
6aa8b732 | 27 | |
3eeb3288 | 28 | #include "x86.h" |
38ba30ba | 29 | #include "tss.h" |
e99f0507 | 30 | |
a9945549 AK |
31 | /* |
32 | * Operand types | |
33 | */ | |
b1ea50b2 AK |
34 | #define OpNone 0ull |
35 | #define OpImplicit 1ull /* No generic decode */ | |
36 | #define OpReg 2ull /* Register */ | |
37 | #define OpMem 3ull /* Memory */ | |
38 | #define OpAcc 4ull /* Accumulator: AL/AX/EAX/RAX */ | |
39 | #define OpDI 5ull /* ES:DI/EDI/RDI */ | |
40 | #define OpMem64 6ull /* Memory, 64-bit */ | |
41 | #define OpImmUByte 7ull /* Zero-extended 8-bit immediate */ | |
42 | #define OpDX 8ull /* DX register */ | |
4dd6a57d AK |
43 | #define OpCL 9ull /* CL register (for shifts) */ |
44 | #define OpImmByte 10ull /* 8-bit sign extended immediate */ | |
45 | #define OpOne 11ull /* Implied 1 */ | |
46 | #define OpImm 12ull /* Sign extended immediate */ | |
0fe59128 AK |
47 | #define OpMem16 13ull /* Memory operand (16-bit). */ |
48 | #define OpMem32 14ull /* Memory operand (32-bit). */ | |
49 | #define OpImmU 15ull /* Immediate operand, zero extended */ | |
50 | #define OpSI 16ull /* SI/ESI/RSI */ | |
51 | #define OpImmFAddr 17ull /* Immediate far address */ | |
52 | #define OpMemFAddr 18ull /* Far address in memory */ | |
53 | #define OpImmU16 19ull /* Immediate operand, 16 bits, zero extended */ | |
c191a7a0 AK |
54 | #define OpES 20ull /* ES */ |
55 | #define OpCS 21ull /* CS */ | |
56 | #define OpSS 22ull /* SS */ | |
57 | #define OpDS 23ull /* DS */ | |
58 | #define OpFS 24ull /* FS */ | |
59 | #define OpGS 25ull /* GS */ | |
28867cee | 60 | #define OpMem8 26ull /* 8-bit zero extended memory operand */ |
0fe59128 AK |
61 | |
62 | #define OpBits 5 /* Width of operand field */ | |
b1ea50b2 | 63 | #define OpMask ((1ull << OpBits) - 1) |
a9945549 | 64 | |
6aa8b732 AK |
65 | /* |
66 | * Opcode effective-address decode tables. | |
67 | * Note that we only emulate instructions that have at least one memory | |
68 | * operand (excluding implicit stack references). We assume that stack | |
69 | * references and instruction fetches will never occur in special memory | |
70 | * areas that require emulation. So, for example, 'mov <imm>,<reg>' need | |
71 | * not be handled. | |
72 | */ | |
73 | ||
74 | /* Operand sizes: 8-bit operands or specified/overridden size. */ | |
ab85b12b | 75 | #define ByteOp (1<<0) /* 8-bit operands. */ |
6aa8b732 | 76 | /* Destination operand type. */ |
a9945549 AK |
77 | #define DstShift 1 |
78 | #define ImplicitOps (OpImplicit << DstShift) | |
79 | #define DstReg (OpReg << DstShift) | |
80 | #define DstMem (OpMem << DstShift) | |
81 | #define DstAcc (OpAcc << DstShift) | |
82 | #define DstDI (OpDI << DstShift) | |
83 | #define DstMem64 (OpMem64 << DstShift) | |
84 | #define DstImmUByte (OpImmUByte << DstShift) | |
85 | #define DstDX (OpDX << DstShift) | |
86 | #define DstMask (OpMask << DstShift) | |
6aa8b732 | 87 | /* Source operand type. */ |
0fe59128 AK |
88 | #define SrcShift 6 |
89 | #define SrcNone (OpNone << SrcShift) | |
90 | #define SrcReg (OpReg << SrcShift) | |
91 | #define SrcMem (OpMem << SrcShift) | |
92 | #define SrcMem16 (OpMem16 << SrcShift) | |
93 | #define SrcMem32 (OpMem32 << SrcShift) | |
94 | #define SrcImm (OpImm << SrcShift) | |
95 | #define SrcImmByte (OpImmByte << SrcShift) | |
96 | #define SrcOne (OpOne << SrcShift) | |
97 | #define SrcImmUByte (OpImmUByte << SrcShift) | |
98 | #define SrcImmU (OpImmU << SrcShift) | |
99 | #define SrcSI (OpSI << SrcShift) | |
100 | #define SrcImmFAddr (OpImmFAddr << SrcShift) | |
101 | #define SrcMemFAddr (OpMemFAddr << SrcShift) | |
102 | #define SrcAcc (OpAcc << SrcShift) | |
103 | #define SrcImmU16 (OpImmU16 << SrcShift) | |
104 | #define SrcDX (OpDX << SrcShift) | |
28867cee | 105 | #define SrcMem8 (OpMem8 << SrcShift) |
0fe59128 | 106 | #define SrcMask (OpMask << SrcShift) |
221192bd MT |
107 | #define BitOp (1<<11) |
108 | #define MemAbs (1<<12) /* Memory operand is absolute displacement */ | |
109 | #define String (1<<13) /* String instruction (rep capable) */ | |
110 | #define Stack (1<<14) /* Stack instruction (push/pop) */ | |
111 | #define GroupMask (7<<15) /* Opcode uses one of the group mechanisms */ | |
112 | #define Group (1<<15) /* Bits 3:5 of modrm byte extend opcode */ | |
113 | #define GroupDual (2<<15) /* Alternate decoding of mod == 3 */ | |
114 | #define Prefix (3<<15) /* Instruction varies with 66/f2/f3 prefix */ | |
115 | #define RMExt (4<<15) /* Opcode extension in ModRM r/m if mod == 3 */ | |
116 | #define Sse (1<<18) /* SSE Vector instruction */ | |
20c29ff2 AK |
117 | /* Generic ModRM decode. */ |
118 | #define ModRM (1<<19) | |
119 | /* Destination is only written; never read. */ | |
120 | #define Mov (1<<20) | |
d8769fed | 121 | /* Misc flags */ |
8ea7d6ae | 122 | #define Prot (1<<21) /* instruction generates #UD if not in prot-mode */ |
d867162c | 123 | #define VendorSpecific (1<<22) /* Vendor specific instruction */ |
5a506b12 | 124 | #define NoAccess (1<<23) /* Don't access memory (lea/invlpg/verr etc) */ |
7f9b4b75 | 125 | #define Op3264 (1<<24) /* Operand is 64b in long mode, 32b otherwise */ |
047a4818 | 126 | #define Undefined (1<<25) /* No Such Instruction */ |
d380a5e4 | 127 | #define Lock (1<<26) /* lock prefix is allowed for the instruction */ |
e92805ac | 128 | #define Priv (1<<27) /* instruction generates #GP if current CPL != 0 */ |
d8769fed | 129 | #define No64 (1<<28) |
d5ae7ce8 | 130 | #define PageTable (1 << 29) /* instruction used to write page table */ |
0dc8d10f | 131 | /* Source 2 operand type */ |
d5ae7ce8 | 132 | #define Src2Shift (30) |
4dd6a57d AK |
133 | #define Src2None (OpNone << Src2Shift) |
134 | #define Src2CL (OpCL << Src2Shift) | |
135 | #define Src2ImmByte (OpImmByte << Src2Shift) | |
136 | #define Src2One (OpOne << Src2Shift) | |
137 | #define Src2Imm (OpImm << Src2Shift) | |
c191a7a0 AK |
138 | #define Src2ES (OpES << Src2Shift) |
139 | #define Src2CS (OpCS << Src2Shift) | |
140 | #define Src2SS (OpSS << Src2Shift) | |
141 | #define Src2DS (OpDS << Src2Shift) | |
142 | #define Src2FS (OpFS << Src2Shift) | |
143 | #define Src2GS (OpGS << Src2Shift) | |
4dd6a57d | 144 | #define Src2Mask (OpMask << Src2Shift) |
cbe2c9d3 | 145 | #define Mmx ((u64)1 << 40) /* MMX Vector instruction */ |
1c11b376 AK |
146 | #define Aligned ((u64)1 << 41) /* Explicitly aligned (e.g. MOVDQA) */ |
147 | #define Unaligned ((u64)1 << 42) /* Explicitly unaligned (e.g. MOVDQU) */ | |
148 | #define Avx ((u64)1 << 43) /* Advanced Vector Extensions */ | |
6aa8b732 | 149 | |
d0e53325 AK |
150 | #define X2(x...) x, x |
151 | #define X3(x...) X2(x), x | |
152 | #define X4(x...) X2(x), X2(x) | |
153 | #define X5(x...) X4(x), x | |
154 | #define X6(x...) X4(x), X2(x) | |
155 | #define X7(x...) X4(x), X3(x) | |
156 | #define X8(x...) X4(x), X4(x) | |
157 | #define X16(x...) X8(x), X8(x) | |
83babbca | 158 | |
d65b1dee | 159 | struct opcode { |
b1ea50b2 AK |
160 | u64 flags : 56; |
161 | u64 intercept : 8; | |
120df890 | 162 | union { |
ef65c889 | 163 | int (*execute)(struct x86_emulate_ctxt *ctxt); |
120df890 AK |
164 | struct opcode *group; |
165 | struct group_dual *gdual; | |
0d7cdee8 | 166 | struct gprefix *gprefix; |
120df890 | 167 | } u; |
d09beabd | 168 | int (*check_perm)(struct x86_emulate_ctxt *ctxt); |
120df890 AK |
169 | }; |
170 | ||
171 | struct group_dual { | |
172 | struct opcode mod012[8]; | |
173 | struct opcode mod3[8]; | |
d65b1dee AK |
174 | }; |
175 | ||
0d7cdee8 AK |
176 | struct gprefix { |
177 | struct opcode pfx_no; | |
178 | struct opcode pfx_66; | |
179 | struct opcode pfx_f2; | |
180 | struct opcode pfx_f3; | |
181 | }; | |
182 | ||
6aa8b732 | 183 | /* EFLAGS bit definitions. */ |
d4c6a154 GN |
184 | #define EFLG_ID (1<<21) |
185 | #define EFLG_VIP (1<<20) | |
186 | #define EFLG_VIF (1<<19) | |
187 | #define EFLG_AC (1<<18) | |
b1d86143 AP |
188 | #define EFLG_VM (1<<17) |
189 | #define EFLG_RF (1<<16) | |
d4c6a154 GN |
190 | #define EFLG_IOPL (3<<12) |
191 | #define EFLG_NT (1<<14) | |
6aa8b732 AK |
192 | #define EFLG_OF (1<<11) |
193 | #define EFLG_DF (1<<10) | |
b1d86143 | 194 | #define EFLG_IF (1<<9) |
d4c6a154 | 195 | #define EFLG_TF (1<<8) |
6aa8b732 AK |
196 | #define EFLG_SF (1<<7) |
197 | #define EFLG_ZF (1<<6) | |
198 | #define EFLG_AF (1<<4) | |
199 | #define EFLG_PF (1<<2) | |
200 | #define EFLG_CF (1<<0) | |
201 | ||
62bd430e MG |
202 | #define EFLG_RESERVED_ZEROS_MASK 0xffc0802a |
203 | #define EFLG_RESERVED_ONE_MASK 2 | |
204 | ||
6aa8b732 AK |
205 | /* |
206 | * Instruction emulation: | |
207 | * Most instructions are emulated directly via a fragment of inline assembly | |
208 | * code. This allows us to save/restore EFLAGS and thus very easily pick up | |
209 | * any modified flags. | |
210 | */ | |
211 | ||
05b3e0c2 | 212 | #if defined(CONFIG_X86_64) |
6aa8b732 AK |
213 | #define _LO32 "k" /* force 32-bit operand */ |
214 | #define _STK "%%rsp" /* stack pointer */ | |
215 | #elif defined(__i386__) | |
216 | #define _LO32 "" /* force 32-bit operand */ | |
217 | #define _STK "%%esp" /* stack pointer */ | |
218 | #endif | |
219 | ||
220 | /* | |
221 | * These EFLAGS bits are restored from saved value during emulation, and | |
222 | * any changes are written back to the saved value after emulation. | |
223 | */ | |
224 | #define EFLAGS_MASK (EFLG_OF|EFLG_SF|EFLG_ZF|EFLG_AF|EFLG_PF|EFLG_CF) | |
225 | ||
226 | /* Before executing instruction: restore necessary bits in EFLAGS. */ | |
e934c9c1 AK |
227 | #define _PRE_EFLAGS(_sav, _msk, _tmp) \ |
228 | /* EFLAGS = (_sav & _msk) | (EFLAGS & ~_msk); _sav &= ~_msk; */ \ | |
229 | "movl %"_sav",%"_LO32 _tmp"; " \ | |
230 | "push %"_tmp"; " \ | |
231 | "push %"_tmp"; " \ | |
232 | "movl %"_msk",%"_LO32 _tmp"; " \ | |
233 | "andl %"_LO32 _tmp",("_STK"); " \ | |
234 | "pushf; " \ | |
235 | "notl %"_LO32 _tmp"; " \ | |
236 | "andl %"_LO32 _tmp",("_STK"); " \ | |
237 | "andl %"_LO32 _tmp","__stringify(BITS_PER_LONG/4)"("_STK"); " \ | |
238 | "pop %"_tmp"; " \ | |
239 | "orl %"_LO32 _tmp",("_STK"); " \ | |
240 | "popf; " \ | |
241 | "pop %"_sav"; " | |
6aa8b732 AK |
242 | |
243 | /* After executing instruction: write-back necessary bits in EFLAGS. */ | |
244 | #define _POST_EFLAGS(_sav, _msk, _tmp) \ | |
245 | /* _sav |= EFLAGS & _msk; */ \ | |
246 | "pushf; " \ | |
247 | "pop %"_tmp"; " \ | |
248 | "andl %"_msk",%"_LO32 _tmp"; " \ | |
249 | "orl %"_LO32 _tmp",%"_sav"; " | |
250 | ||
dda96d8f AK |
251 | #ifdef CONFIG_X86_64 |
252 | #define ON64(x) x | |
253 | #else | |
254 | #define ON64(x) | |
255 | #endif | |
256 | ||
a31b9cea | 257 | #define ____emulate_2op(ctxt, _op, _x, _y, _suffix, _dsttype) \ |
6b7ad61f AK |
258 | do { \ |
259 | __asm__ __volatile__ ( \ | |
260 | _PRE_EFLAGS("0", "4", "2") \ | |
261 | _op _suffix " %"_x"3,%1; " \ | |
262 | _POST_EFLAGS("0", "4", "2") \ | |
a31b9cea AK |
263 | : "=m" ((ctxt)->eflags), \ |
264 | "+q" (*(_dsttype*)&(ctxt)->dst.val), \ | |
6b7ad61f | 265 | "=&r" (_tmp) \ |
a31b9cea | 266 | : _y ((ctxt)->src.val), "i" (EFLAGS_MASK)); \ |
f3fd92fb | 267 | } while (0) |
6b7ad61f AK |
268 | |
269 | ||
6aa8b732 | 270 | /* Raw emulation: instruction has two explicit operands. */ |
a31b9cea | 271 | #define __emulate_2op_nobyte(ctxt,_op,_wx,_wy,_lx,_ly,_qx,_qy) \ |
6b7ad61f AK |
272 | do { \ |
273 | unsigned long _tmp; \ | |
274 | \ | |
a31b9cea | 275 | switch ((ctxt)->dst.bytes) { \ |
6b7ad61f | 276 | case 2: \ |
a31b9cea | 277 | ____emulate_2op(ctxt,_op,_wx,_wy,"w",u16); \ |
6b7ad61f AK |
278 | break; \ |
279 | case 4: \ | |
a31b9cea | 280 | ____emulate_2op(ctxt,_op,_lx,_ly,"l",u32); \ |
6b7ad61f AK |
281 | break; \ |
282 | case 8: \ | |
a31b9cea | 283 | ON64(____emulate_2op(ctxt,_op,_qx,_qy,"q",u64)); \ |
6b7ad61f AK |
284 | break; \ |
285 | } \ | |
6aa8b732 AK |
286 | } while (0) |
287 | ||
a31b9cea | 288 | #define __emulate_2op(ctxt,_op,_bx,_by,_wx,_wy,_lx,_ly,_qx,_qy) \ |
6aa8b732 | 289 | do { \ |
6b7ad61f | 290 | unsigned long _tmp; \ |
a31b9cea | 291 | switch ((ctxt)->dst.bytes) { \ |
6aa8b732 | 292 | case 1: \ |
a31b9cea | 293 | ____emulate_2op(ctxt,_op,_bx,_by,"b",u8); \ |
6aa8b732 AK |
294 | break; \ |
295 | default: \ | |
a31b9cea | 296 | __emulate_2op_nobyte(ctxt, _op, \ |
6aa8b732 AK |
297 | _wx, _wy, _lx, _ly, _qx, _qy); \ |
298 | break; \ | |
299 | } \ | |
300 | } while (0) | |
301 | ||
302 | /* Source operand is byte-sized and may be restricted to just %cl. */ | |
a31b9cea AK |
303 | #define emulate_2op_SrcB(ctxt, _op) \ |
304 | __emulate_2op(ctxt, _op, "b", "c", "b", "c", "b", "c", "b", "c") | |
6aa8b732 AK |
305 | |
306 | /* Source operand is byte, word, long or quad sized. */ | |
a31b9cea AK |
307 | #define emulate_2op_SrcV(ctxt, _op) \ |
308 | __emulate_2op(ctxt, _op, "b", "q", "w", "r", _LO32, "r", "", "r") | |
6aa8b732 AK |
309 | |
310 | /* Source operand is word, long or quad sized. */ | |
a31b9cea AK |
311 | #define emulate_2op_SrcV_nobyte(ctxt, _op) \ |
312 | __emulate_2op_nobyte(ctxt, _op, "w", "r", _LO32, "r", "", "r") | |
6aa8b732 | 313 | |
d175226a | 314 | /* Instruction has three operands and one operand is stored in ECX register */ |
29053a60 | 315 | #define __emulate_2op_cl(ctxt, _op, _suffix, _type) \ |
7295261c AK |
316 | do { \ |
317 | unsigned long _tmp; \ | |
761441b9 AK |
318 | _type _clv = (ctxt)->src2.val; \ |
319 | _type _srcv = (ctxt)->src.val; \ | |
320 | _type _dstv = (ctxt)->dst.val; \ | |
7295261c AK |
321 | \ |
322 | __asm__ __volatile__ ( \ | |
323 | _PRE_EFLAGS("0", "5", "2") \ | |
324 | _op _suffix " %4,%1 \n" \ | |
325 | _POST_EFLAGS("0", "5", "2") \ | |
761441b9 | 326 | : "=m" ((ctxt)->eflags), "+r" (_dstv), "=&r" (_tmp) \ |
7295261c AK |
327 | : "c" (_clv) , "r" (_srcv), "i" (EFLAGS_MASK) \ |
328 | ); \ | |
329 | \ | |
761441b9 AK |
330 | (ctxt)->src2.val = (unsigned long) _clv; \ |
331 | (ctxt)->src2.val = (unsigned long) _srcv; \ | |
332 | (ctxt)->dst.val = (unsigned long) _dstv; \ | |
d175226a GT |
333 | } while (0) |
334 | ||
761441b9 | 335 | #define emulate_2op_cl(ctxt, _op) \ |
7295261c | 336 | do { \ |
761441b9 | 337 | switch ((ctxt)->dst.bytes) { \ |
7295261c | 338 | case 2: \ |
29053a60 | 339 | __emulate_2op_cl(ctxt, _op, "w", u16); \ |
7295261c AK |
340 | break; \ |
341 | case 4: \ | |
29053a60 | 342 | __emulate_2op_cl(ctxt, _op, "l", u32); \ |
7295261c AK |
343 | break; \ |
344 | case 8: \ | |
29053a60 | 345 | ON64(__emulate_2op_cl(ctxt, _op, "q", ulong)); \ |
7295261c AK |
346 | break; \ |
347 | } \ | |
d175226a GT |
348 | } while (0) |
349 | ||
d1eef45d | 350 | #define __emulate_1op(ctxt, _op, _suffix) \ |
6aa8b732 AK |
351 | do { \ |
352 | unsigned long _tmp; \ | |
353 | \ | |
dda96d8f AK |
354 | __asm__ __volatile__ ( \ |
355 | _PRE_EFLAGS("0", "3", "2") \ | |
356 | _op _suffix " %1; " \ | |
357 | _POST_EFLAGS("0", "3", "2") \ | |
d1eef45d | 358 | : "=m" ((ctxt)->eflags), "+m" ((ctxt)->dst.val), \ |
dda96d8f AK |
359 | "=&r" (_tmp) \ |
360 | : "i" (EFLAGS_MASK)); \ | |
361 | } while (0) | |
362 | ||
363 | /* Instruction has only one explicit operand (no source operand). */ | |
d1eef45d | 364 | #define emulate_1op(ctxt, _op) \ |
dda96d8f | 365 | do { \ |
d1eef45d AK |
366 | switch ((ctxt)->dst.bytes) { \ |
367 | case 1: __emulate_1op(ctxt, _op, "b"); break; \ | |
368 | case 2: __emulate_1op(ctxt, _op, "w"); break; \ | |
369 | case 4: __emulate_1op(ctxt, _op, "l"); break; \ | |
370 | case 8: ON64(__emulate_1op(ctxt, _op, "q")); break; \ | |
6aa8b732 AK |
371 | } \ |
372 | } while (0) | |
373 | ||
e8f2b1d6 | 374 | #define __emulate_1op_rax_rdx(ctxt, _op, _suffix, _ex) \ |
f6b3597b AK |
375 | do { \ |
376 | unsigned long _tmp; \ | |
e8f2b1d6 AK |
377 | ulong *rax = &(ctxt)->regs[VCPU_REGS_RAX]; \ |
378 | ulong *rdx = &(ctxt)->regs[VCPU_REGS_RDX]; \ | |
f6b3597b AK |
379 | \ |
380 | __asm__ __volatile__ ( \ | |
381 | _PRE_EFLAGS("0", "5", "1") \ | |
382 | "1: \n\t" \ | |
383 | _op _suffix " %6; " \ | |
384 | "2: \n\t" \ | |
385 | _POST_EFLAGS("0", "5", "1") \ | |
386 | ".pushsection .fixup,\"ax\" \n\t" \ | |
387 | "3: movb $1, %4 \n\t" \ | |
388 | "jmp 2b \n\t" \ | |
389 | ".popsection \n\t" \ | |
390 | _ASM_EXTABLE(1b, 3b) \ | |
e8f2b1d6 AK |
391 | : "=m" ((ctxt)->eflags), "=&r" (_tmp), \ |
392 | "+a" (*rax), "+d" (*rdx), "+qm"(_ex) \ | |
393 | : "i" (EFLAGS_MASK), "m" ((ctxt)->src.val), \ | |
394 | "a" (*rax), "d" (*rdx)); \ | |
f6b3597b AK |
395 | } while (0) |
396 | ||
3f9f53b0 | 397 | /* instruction has only one source operand, destination is implicit (e.g. mul, div, imul, idiv) */ |
e8f2b1d6 | 398 | #define emulate_1op_rax_rdx(ctxt, _op, _ex) \ |
7295261c | 399 | do { \ |
e8f2b1d6 | 400 | switch((ctxt)->src.bytes) { \ |
7295261c | 401 | case 1: \ |
e8f2b1d6 | 402 | __emulate_1op_rax_rdx(ctxt, _op, "b", _ex); \ |
7295261c AK |
403 | break; \ |
404 | case 2: \ | |
e8f2b1d6 | 405 | __emulate_1op_rax_rdx(ctxt, _op, "w", _ex); \ |
7295261c AK |
406 | break; \ |
407 | case 4: \ | |
e8f2b1d6 | 408 | __emulate_1op_rax_rdx(ctxt, _op, "l", _ex); \ |
f6b3597b AK |
409 | break; \ |
410 | case 8: ON64( \ | |
e8f2b1d6 | 411 | __emulate_1op_rax_rdx(ctxt, _op, "q", _ex)); \ |
f6b3597b AK |
412 | break; \ |
413 | } \ | |
414 | } while (0) | |
415 | ||
8a76d7f2 JR |
416 | static int emulator_check_intercept(struct x86_emulate_ctxt *ctxt, |
417 | enum x86_intercept intercept, | |
418 | enum x86_intercept_stage stage) | |
419 | { | |
420 | struct x86_instruction_info info = { | |
421 | .intercept = intercept, | |
9dac77fa AK |
422 | .rep_prefix = ctxt->rep_prefix, |
423 | .modrm_mod = ctxt->modrm_mod, | |
424 | .modrm_reg = ctxt->modrm_reg, | |
425 | .modrm_rm = ctxt->modrm_rm, | |
426 | .src_val = ctxt->src.val64, | |
427 | .src_bytes = ctxt->src.bytes, | |
428 | .dst_bytes = ctxt->dst.bytes, | |
429 | .ad_bytes = ctxt->ad_bytes, | |
8a76d7f2 JR |
430 | .next_rip = ctxt->eip, |
431 | }; | |
432 | ||
2953538e | 433 | return ctxt->ops->intercept(ctxt, &info, stage); |
8a76d7f2 JR |
434 | } |
435 | ||
f47cfa31 AK |
436 | static void assign_masked(ulong *dest, ulong src, ulong mask) |
437 | { | |
438 | *dest = (*dest & ~mask) | (src & mask); | |
439 | } | |
440 | ||
9dac77fa | 441 | static inline unsigned long ad_mask(struct x86_emulate_ctxt *ctxt) |
ddcb2885 | 442 | { |
9dac77fa | 443 | return (1UL << (ctxt->ad_bytes << 3)) - 1; |
ddcb2885 HH |
444 | } |
445 | ||
f47cfa31 AK |
446 | static ulong stack_mask(struct x86_emulate_ctxt *ctxt) |
447 | { | |
448 | u16 sel; | |
449 | struct desc_struct ss; | |
450 | ||
451 | if (ctxt->mode == X86EMUL_MODE_PROT64) | |
452 | return ~0UL; | |
453 | ctxt->ops->get_segment(ctxt, &sel, &ss, NULL, VCPU_SREG_SS); | |
454 | return ~0U >> ((ss.d ^ 1) * 16); /* d=0: 0xffff; d=1: 0xffffffff */ | |
455 | } | |
456 | ||
612e89f0 AK |
457 | static int stack_size(struct x86_emulate_ctxt *ctxt) |
458 | { | |
459 | return (__fls(stack_mask(ctxt)) + 1) >> 3; | |
460 | } | |
461 | ||
6aa8b732 | 462 | /* Access/update address held in a register, based on addressing mode. */ |
e4706772 | 463 | static inline unsigned long |
9dac77fa | 464 | address_mask(struct x86_emulate_ctxt *ctxt, unsigned long reg) |
e4706772 | 465 | { |
9dac77fa | 466 | if (ctxt->ad_bytes == sizeof(unsigned long)) |
e4706772 HH |
467 | return reg; |
468 | else | |
9dac77fa | 469 | return reg & ad_mask(ctxt); |
e4706772 HH |
470 | } |
471 | ||
472 | static inline unsigned long | |
9dac77fa | 473 | register_address(struct x86_emulate_ctxt *ctxt, unsigned long reg) |
e4706772 | 474 | { |
9dac77fa | 475 | return address_mask(ctxt, reg); |
e4706772 HH |
476 | } |
477 | ||
7a957275 | 478 | static inline void |
9dac77fa | 479 | register_address_increment(struct x86_emulate_ctxt *ctxt, unsigned long *reg, int inc) |
7a957275 | 480 | { |
9dac77fa | 481 | if (ctxt->ad_bytes == sizeof(unsigned long)) |
7a957275 HH |
482 | *reg += inc; |
483 | else | |
9dac77fa | 484 | *reg = (*reg & ~ad_mask(ctxt)) | ((*reg + inc) & ad_mask(ctxt)); |
7a957275 | 485 | } |
6aa8b732 | 486 | |
9dac77fa | 487 | static inline void jmp_rel(struct x86_emulate_ctxt *ctxt, int rel) |
7a957275 | 488 | { |
9dac77fa | 489 | register_address_increment(ctxt, &ctxt->_eip, rel); |
7a957275 | 490 | } |
098c937b | 491 | |
56697687 AK |
492 | static u32 desc_limit_scaled(struct desc_struct *desc) |
493 | { | |
494 | u32 limit = get_desc_limit(desc); | |
495 | ||
496 | return desc->g ? (limit << 12) | 0xfff : limit; | |
497 | } | |
498 | ||
9dac77fa | 499 | static void set_seg_override(struct x86_emulate_ctxt *ctxt, int seg) |
7a5b56df | 500 | { |
9dac77fa AK |
501 | ctxt->has_seg_override = true; |
502 | ctxt->seg_override = seg; | |
7a5b56df AK |
503 | } |
504 | ||
7b105ca2 | 505 | static unsigned long seg_base(struct x86_emulate_ctxt *ctxt, int seg) |
7a5b56df AK |
506 | { |
507 | if (ctxt->mode == X86EMUL_MODE_PROT64 && seg < VCPU_SREG_FS) | |
508 | return 0; | |
509 | ||
7b105ca2 | 510 | return ctxt->ops->get_cached_segment_base(ctxt, seg); |
7a5b56df AK |
511 | } |
512 | ||
9dac77fa | 513 | static unsigned seg_override(struct x86_emulate_ctxt *ctxt) |
7a5b56df | 514 | { |
9dac77fa | 515 | if (!ctxt->has_seg_override) |
7a5b56df AK |
516 | return 0; |
517 | ||
9dac77fa | 518 | return ctxt->seg_override; |
7a5b56df AK |
519 | } |
520 | ||
35d3d4a1 AK |
521 | static int emulate_exception(struct x86_emulate_ctxt *ctxt, int vec, |
522 | u32 error, bool valid) | |
54b8486f | 523 | { |
da9cb575 AK |
524 | ctxt->exception.vector = vec; |
525 | ctxt->exception.error_code = error; | |
526 | ctxt->exception.error_code_valid = valid; | |
35d3d4a1 | 527 | return X86EMUL_PROPAGATE_FAULT; |
54b8486f GN |
528 | } |
529 | ||
3b88e41a JR |
530 | static int emulate_db(struct x86_emulate_ctxt *ctxt) |
531 | { | |
532 | return emulate_exception(ctxt, DB_VECTOR, 0, false); | |
533 | } | |
534 | ||
35d3d4a1 | 535 | static int emulate_gp(struct x86_emulate_ctxt *ctxt, int err) |
54b8486f | 536 | { |
35d3d4a1 | 537 | return emulate_exception(ctxt, GP_VECTOR, err, true); |
54b8486f GN |
538 | } |
539 | ||
618ff15d AK |
540 | static int emulate_ss(struct x86_emulate_ctxt *ctxt, int err) |
541 | { | |
542 | return emulate_exception(ctxt, SS_VECTOR, err, true); | |
543 | } | |
544 | ||
35d3d4a1 | 545 | static int emulate_ud(struct x86_emulate_ctxt *ctxt) |
54b8486f | 546 | { |
35d3d4a1 | 547 | return emulate_exception(ctxt, UD_VECTOR, 0, false); |
54b8486f GN |
548 | } |
549 | ||
35d3d4a1 | 550 | static int emulate_ts(struct x86_emulate_ctxt *ctxt, int err) |
54b8486f | 551 | { |
35d3d4a1 | 552 | return emulate_exception(ctxt, TS_VECTOR, err, true); |
54b8486f GN |
553 | } |
554 | ||
34d1f490 AK |
555 | static int emulate_de(struct x86_emulate_ctxt *ctxt) |
556 | { | |
35d3d4a1 | 557 | return emulate_exception(ctxt, DE_VECTOR, 0, false); |
34d1f490 AK |
558 | } |
559 | ||
1253791d AK |
560 | static int emulate_nm(struct x86_emulate_ctxt *ctxt) |
561 | { | |
562 | return emulate_exception(ctxt, NM_VECTOR, 0, false); | |
563 | } | |
564 | ||
1aa36616 AK |
565 | static u16 get_segment_selector(struct x86_emulate_ctxt *ctxt, unsigned seg) |
566 | { | |
567 | u16 selector; | |
568 | struct desc_struct desc; | |
569 | ||
570 | ctxt->ops->get_segment(ctxt, &selector, &desc, NULL, seg); | |
571 | return selector; | |
572 | } | |
573 | ||
574 | static void set_segment_selector(struct x86_emulate_ctxt *ctxt, u16 selector, | |
575 | unsigned seg) | |
576 | { | |
577 | u16 dummy; | |
578 | u32 base3; | |
579 | struct desc_struct desc; | |
580 | ||
581 | ctxt->ops->get_segment(ctxt, &dummy, &desc, &base3, seg); | |
582 | ctxt->ops->set_segment(ctxt, selector, &desc, base3, seg); | |
583 | } | |
584 | ||
1c11b376 AK |
585 | /* |
586 | * x86 defines three classes of vector instructions: explicitly | |
587 | * aligned, explicitly unaligned, and the rest, which change behaviour | |
588 | * depending on whether they're AVX encoded or not. | |
589 | * | |
590 | * Also included is CMPXCHG16B which is not a vector instruction, yet it is | |
591 | * subject to the same check. | |
592 | */ | |
593 | static bool insn_aligned(struct x86_emulate_ctxt *ctxt, unsigned size) | |
594 | { | |
595 | if (likely(size < 16)) | |
596 | return false; | |
597 | ||
598 | if (ctxt->d & Aligned) | |
599 | return true; | |
600 | else if (ctxt->d & Unaligned) | |
601 | return false; | |
602 | else if (ctxt->d & Avx) | |
603 | return false; | |
604 | else | |
605 | return true; | |
606 | } | |
607 | ||
3d9b938e | 608 | static int __linearize(struct x86_emulate_ctxt *ctxt, |
52fd8b44 | 609 | struct segmented_address addr, |
3d9b938e | 610 | unsigned size, bool write, bool fetch, |
52fd8b44 AK |
611 | ulong *linear) |
612 | { | |
618ff15d AK |
613 | struct desc_struct desc; |
614 | bool usable; | |
52fd8b44 | 615 | ulong la; |
618ff15d | 616 | u32 lim; |
1aa36616 | 617 | u16 sel; |
618ff15d | 618 | unsigned cpl, rpl; |
52fd8b44 | 619 | |
7b105ca2 | 620 | la = seg_base(ctxt, addr.seg) + addr.ea; |
618ff15d AK |
621 | switch (ctxt->mode) { |
622 | case X86EMUL_MODE_REAL: | |
623 | break; | |
624 | case X86EMUL_MODE_PROT64: | |
625 | if (((signed long)la << 16) >> 16 != la) | |
626 | return emulate_gp(ctxt, 0); | |
627 | break; | |
628 | default: | |
1aa36616 AK |
629 | usable = ctxt->ops->get_segment(ctxt, &sel, &desc, NULL, |
630 | addr.seg); | |
618ff15d AK |
631 | if (!usable) |
632 | goto bad; | |
633 | /* code segment or read-only data segment */ | |
634 | if (((desc.type & 8) || !(desc.type & 2)) && write) | |
635 | goto bad; | |
636 | /* unreadable code segment */ | |
3d9b938e | 637 | if (!fetch && (desc.type & 8) && !(desc.type & 2)) |
618ff15d AK |
638 | goto bad; |
639 | lim = desc_limit_scaled(&desc); | |
640 | if ((desc.type & 8) || !(desc.type & 4)) { | |
641 | /* expand-up segment */ | |
642 | if (addr.ea > lim || (u32)(addr.ea + size - 1) > lim) | |
643 | goto bad; | |
644 | } else { | |
645 | /* exapand-down segment */ | |
646 | if (addr.ea <= lim || (u32)(addr.ea + size - 1) <= lim) | |
647 | goto bad; | |
648 | lim = desc.d ? 0xffffffff : 0xffff; | |
649 | if (addr.ea > lim || (u32)(addr.ea + size - 1) > lim) | |
650 | goto bad; | |
651 | } | |
717746e3 | 652 | cpl = ctxt->ops->cpl(ctxt); |
1aa36616 | 653 | rpl = sel & 3; |
618ff15d AK |
654 | cpl = max(cpl, rpl); |
655 | if (!(desc.type & 8)) { | |
656 | /* data segment */ | |
657 | if (cpl > desc.dpl) | |
658 | goto bad; | |
659 | } else if ((desc.type & 8) && !(desc.type & 4)) { | |
660 | /* nonconforming code segment */ | |
661 | if (cpl != desc.dpl) | |
662 | goto bad; | |
663 | } else if ((desc.type & 8) && (desc.type & 4)) { | |
664 | /* conforming code segment */ | |
665 | if (cpl < desc.dpl) | |
666 | goto bad; | |
667 | } | |
668 | break; | |
669 | } | |
9dac77fa | 670 | if (fetch ? ctxt->mode != X86EMUL_MODE_PROT64 : ctxt->ad_bytes != 8) |
52fd8b44 | 671 | la &= (u32)-1; |
1c11b376 AK |
672 | if (insn_aligned(ctxt, size) && ((la & (size - 1)) != 0)) |
673 | return emulate_gp(ctxt, 0); | |
52fd8b44 AK |
674 | *linear = la; |
675 | return X86EMUL_CONTINUE; | |
618ff15d AK |
676 | bad: |
677 | if (addr.seg == VCPU_SREG_SS) | |
678 | return emulate_ss(ctxt, addr.seg); | |
679 | else | |
680 | return emulate_gp(ctxt, addr.seg); | |
52fd8b44 AK |
681 | } |
682 | ||
3d9b938e NE |
683 | static int linearize(struct x86_emulate_ctxt *ctxt, |
684 | struct segmented_address addr, | |
685 | unsigned size, bool write, | |
686 | ulong *linear) | |
687 | { | |
688 | return __linearize(ctxt, addr, size, write, false, linear); | |
689 | } | |
690 | ||
691 | ||
3ca3ac4d AK |
692 | static int segmented_read_std(struct x86_emulate_ctxt *ctxt, |
693 | struct segmented_address addr, | |
694 | void *data, | |
695 | unsigned size) | |
696 | { | |
9fa088f4 AK |
697 | int rc; |
698 | ulong linear; | |
699 | ||
83b8795a | 700 | rc = linearize(ctxt, addr, size, false, &linear); |
9fa088f4 AK |
701 | if (rc != X86EMUL_CONTINUE) |
702 | return rc; | |
0f65dd70 | 703 | return ctxt->ops->read_std(ctxt, linear, data, size, &ctxt->exception); |
3ca3ac4d AK |
704 | } |
705 | ||
807941b1 TY |
706 | /* |
707 | * Fetch the next byte of the instruction being emulated which is pointed to | |
708 | * by ctxt->_eip, then increment ctxt->_eip. | |
709 | * | |
710 | * Also prefetch the remaining bytes of the instruction without crossing page | |
711 | * boundary if they are not in fetch_cache yet. | |
712 | */ | |
713 | static int do_insn_fetch_byte(struct x86_emulate_ctxt *ctxt, u8 *dest) | |
62266869 | 714 | { |
9dac77fa | 715 | struct fetch_cache *fc = &ctxt->fetch; |
62266869 | 716 | int rc; |
2fb53ad8 | 717 | int size, cur_size; |
62266869 | 718 | |
807941b1 | 719 | if (ctxt->_eip == fc->end) { |
3d9b938e | 720 | unsigned long linear; |
807941b1 TY |
721 | struct segmented_address addr = { .seg = VCPU_SREG_CS, |
722 | .ea = ctxt->_eip }; | |
2fb53ad8 | 723 | cur_size = fc->end - fc->start; |
807941b1 TY |
724 | size = min(15UL - cur_size, |
725 | PAGE_SIZE - offset_in_page(ctxt->_eip)); | |
3d9b938e | 726 | rc = __linearize(ctxt, addr, size, false, true, &linear); |
7d88bb48 | 727 | if (unlikely(rc != X86EMUL_CONTINUE)) |
3d9b938e | 728 | return rc; |
ef5d75cc TY |
729 | rc = ctxt->ops->fetch(ctxt, linear, fc->data + cur_size, |
730 | size, &ctxt->exception); | |
7d88bb48 | 731 | if (unlikely(rc != X86EMUL_CONTINUE)) |
62266869 | 732 | return rc; |
2fb53ad8 | 733 | fc->end += size; |
62266869 | 734 | } |
807941b1 TY |
735 | *dest = fc->data[ctxt->_eip - fc->start]; |
736 | ctxt->_eip++; | |
3e2815e9 | 737 | return X86EMUL_CONTINUE; |
62266869 AK |
738 | } |
739 | ||
740 | static int do_insn_fetch(struct x86_emulate_ctxt *ctxt, | |
807941b1 | 741 | void *dest, unsigned size) |
62266869 | 742 | { |
3e2815e9 | 743 | int rc; |
62266869 | 744 | |
eb3c79e6 | 745 | /* x86 instructions are limited to 15 bytes. */ |
7d88bb48 | 746 | if (unlikely(ctxt->_eip + size - ctxt->eip > 15)) |
eb3c79e6 | 747 | return X86EMUL_UNHANDLEABLE; |
62266869 | 748 | while (size--) { |
807941b1 | 749 | rc = do_insn_fetch_byte(ctxt, dest++); |
3e2815e9 | 750 | if (rc != X86EMUL_CONTINUE) |
62266869 AK |
751 | return rc; |
752 | } | |
3e2815e9 | 753 | return X86EMUL_CONTINUE; |
62266869 AK |
754 | } |
755 | ||
67cbc90d | 756 | /* Fetch next part of the instruction being emulated. */ |
e85a1085 | 757 | #define insn_fetch(_type, _ctxt) \ |
67cbc90d | 758 | ({ unsigned long _x; \ |
e85a1085 | 759 | rc = do_insn_fetch(_ctxt, &_x, sizeof(_type)); \ |
67cbc90d TY |
760 | if (rc != X86EMUL_CONTINUE) \ |
761 | goto done; \ | |
67cbc90d TY |
762 | (_type)_x; \ |
763 | }) | |
764 | ||
807941b1 TY |
765 | #define insn_fetch_arr(_arr, _size, _ctxt) \ |
766 | ({ rc = do_insn_fetch(_ctxt, _arr, (_size)); \ | |
67cbc90d TY |
767 | if (rc != X86EMUL_CONTINUE) \ |
768 | goto done; \ | |
67cbc90d TY |
769 | }) |
770 | ||
1e3c5cb0 RR |
771 | /* |
772 | * Given the 'reg' portion of a ModRM byte, and a register block, return a | |
773 | * pointer into the block that addresses the relevant register. | |
774 | * @highbyte_regs specifies whether to decode AH,CH,DH,BH. | |
775 | */ | |
776 | static void *decode_register(u8 modrm_reg, unsigned long *regs, | |
777 | int highbyte_regs) | |
6aa8b732 AK |
778 | { |
779 | void *p; | |
780 | ||
781 | p = ®s[modrm_reg]; | |
782 | if (highbyte_regs && modrm_reg >= 4 && modrm_reg < 8) | |
783 | p = (unsigned char *)®s[modrm_reg & 3] + 1; | |
784 | return p; | |
785 | } | |
786 | ||
787 | static int read_descriptor(struct x86_emulate_ctxt *ctxt, | |
90de84f5 | 788 | struct segmented_address addr, |
6aa8b732 AK |
789 | u16 *size, unsigned long *address, int op_bytes) |
790 | { | |
791 | int rc; | |
792 | ||
793 | if (op_bytes == 2) | |
794 | op_bytes = 3; | |
795 | *address = 0; | |
3ca3ac4d | 796 | rc = segmented_read_std(ctxt, addr, size, 2); |
1b30eaa8 | 797 | if (rc != X86EMUL_CONTINUE) |
6aa8b732 | 798 | return rc; |
30b31ab6 | 799 | addr.ea += 2; |
3ca3ac4d | 800 | rc = segmented_read_std(ctxt, addr, address, op_bytes); |
6aa8b732 AK |
801 | return rc; |
802 | } | |
803 | ||
bbe9abbd NK |
804 | static int test_cc(unsigned int condition, unsigned int flags) |
805 | { | |
806 | int rc = 0; | |
807 | ||
808 | switch ((condition & 15) >> 1) { | |
809 | case 0: /* o */ | |
810 | rc |= (flags & EFLG_OF); | |
811 | break; | |
812 | case 1: /* b/c/nae */ | |
813 | rc |= (flags & EFLG_CF); | |
814 | break; | |
815 | case 2: /* z/e */ | |
816 | rc |= (flags & EFLG_ZF); | |
817 | break; | |
818 | case 3: /* be/na */ | |
819 | rc |= (flags & (EFLG_CF|EFLG_ZF)); | |
820 | break; | |
821 | case 4: /* s */ | |
822 | rc |= (flags & EFLG_SF); | |
823 | break; | |
824 | case 5: /* p/pe */ | |
825 | rc |= (flags & EFLG_PF); | |
826 | break; | |
827 | case 7: /* le/ng */ | |
828 | rc |= (flags & EFLG_ZF); | |
829 | /* fall through */ | |
830 | case 6: /* l/nge */ | |
831 | rc |= (!(flags & EFLG_SF) != !(flags & EFLG_OF)); | |
832 | break; | |
833 | } | |
834 | ||
835 | /* Odd condition identifiers (lsb == 1) have inverted sense. */ | |
836 | return (!!rc ^ (condition & 1)); | |
837 | } | |
838 | ||
91ff3cb4 AK |
839 | static void fetch_register_operand(struct operand *op) |
840 | { | |
841 | switch (op->bytes) { | |
842 | case 1: | |
843 | op->val = *(u8 *)op->addr.reg; | |
844 | break; | |
845 | case 2: | |
846 | op->val = *(u16 *)op->addr.reg; | |
847 | break; | |
848 | case 4: | |
849 | op->val = *(u32 *)op->addr.reg; | |
850 | break; | |
851 | case 8: | |
852 | op->val = *(u64 *)op->addr.reg; | |
853 | break; | |
854 | } | |
855 | } | |
856 | ||
1253791d AK |
857 | static void read_sse_reg(struct x86_emulate_ctxt *ctxt, sse128_t *data, int reg) |
858 | { | |
859 | ctxt->ops->get_fpu(ctxt); | |
860 | switch (reg) { | |
861 | case 0: asm("movdqu %%xmm0, %0" : "=m"(*data)); break; | |
862 | case 1: asm("movdqu %%xmm1, %0" : "=m"(*data)); break; | |
863 | case 2: asm("movdqu %%xmm2, %0" : "=m"(*data)); break; | |
864 | case 3: asm("movdqu %%xmm3, %0" : "=m"(*data)); break; | |
865 | case 4: asm("movdqu %%xmm4, %0" : "=m"(*data)); break; | |
866 | case 5: asm("movdqu %%xmm5, %0" : "=m"(*data)); break; | |
867 | case 6: asm("movdqu %%xmm6, %0" : "=m"(*data)); break; | |
868 | case 7: asm("movdqu %%xmm7, %0" : "=m"(*data)); break; | |
869 | #ifdef CONFIG_X86_64 | |
870 | case 8: asm("movdqu %%xmm8, %0" : "=m"(*data)); break; | |
871 | case 9: asm("movdqu %%xmm9, %0" : "=m"(*data)); break; | |
872 | case 10: asm("movdqu %%xmm10, %0" : "=m"(*data)); break; | |
873 | case 11: asm("movdqu %%xmm11, %0" : "=m"(*data)); break; | |
874 | case 12: asm("movdqu %%xmm12, %0" : "=m"(*data)); break; | |
875 | case 13: asm("movdqu %%xmm13, %0" : "=m"(*data)); break; | |
876 | case 14: asm("movdqu %%xmm14, %0" : "=m"(*data)); break; | |
877 | case 15: asm("movdqu %%xmm15, %0" : "=m"(*data)); break; | |
878 | #endif | |
879 | default: BUG(); | |
880 | } | |
881 | ctxt->ops->put_fpu(ctxt); | |
882 | } | |
883 | ||
884 | static void write_sse_reg(struct x86_emulate_ctxt *ctxt, sse128_t *data, | |
885 | int reg) | |
886 | { | |
887 | ctxt->ops->get_fpu(ctxt); | |
888 | switch (reg) { | |
889 | case 0: asm("movdqu %0, %%xmm0" : : "m"(*data)); break; | |
890 | case 1: asm("movdqu %0, %%xmm1" : : "m"(*data)); break; | |
891 | case 2: asm("movdqu %0, %%xmm2" : : "m"(*data)); break; | |
892 | case 3: asm("movdqu %0, %%xmm3" : : "m"(*data)); break; | |
893 | case 4: asm("movdqu %0, %%xmm4" : : "m"(*data)); break; | |
894 | case 5: asm("movdqu %0, %%xmm5" : : "m"(*data)); break; | |
895 | case 6: asm("movdqu %0, %%xmm6" : : "m"(*data)); break; | |
896 | case 7: asm("movdqu %0, %%xmm7" : : "m"(*data)); break; | |
897 | #ifdef CONFIG_X86_64 | |
898 | case 8: asm("movdqu %0, %%xmm8" : : "m"(*data)); break; | |
899 | case 9: asm("movdqu %0, %%xmm9" : : "m"(*data)); break; | |
900 | case 10: asm("movdqu %0, %%xmm10" : : "m"(*data)); break; | |
901 | case 11: asm("movdqu %0, %%xmm11" : : "m"(*data)); break; | |
902 | case 12: asm("movdqu %0, %%xmm12" : : "m"(*data)); break; | |
903 | case 13: asm("movdqu %0, %%xmm13" : : "m"(*data)); break; | |
904 | case 14: asm("movdqu %0, %%xmm14" : : "m"(*data)); break; | |
905 | case 15: asm("movdqu %0, %%xmm15" : : "m"(*data)); break; | |
906 | #endif | |
907 | default: BUG(); | |
908 | } | |
909 | ctxt->ops->put_fpu(ctxt); | |
910 | } | |
911 | ||
cbe2c9d3 AK |
912 | static void read_mmx_reg(struct x86_emulate_ctxt *ctxt, u64 *data, int reg) |
913 | { | |
914 | ctxt->ops->get_fpu(ctxt); | |
915 | switch (reg) { | |
916 | case 0: asm("movq %%mm0, %0" : "=m"(*data)); break; | |
917 | case 1: asm("movq %%mm1, %0" : "=m"(*data)); break; | |
918 | case 2: asm("movq %%mm2, %0" : "=m"(*data)); break; | |
919 | case 3: asm("movq %%mm3, %0" : "=m"(*data)); break; | |
920 | case 4: asm("movq %%mm4, %0" : "=m"(*data)); break; | |
921 | case 5: asm("movq %%mm5, %0" : "=m"(*data)); break; | |
922 | case 6: asm("movq %%mm6, %0" : "=m"(*data)); break; | |
923 | case 7: asm("movq %%mm7, %0" : "=m"(*data)); break; | |
924 | default: BUG(); | |
925 | } | |
926 | ctxt->ops->put_fpu(ctxt); | |
927 | } | |
928 | ||
929 | static void write_mmx_reg(struct x86_emulate_ctxt *ctxt, u64 *data, int reg) | |
930 | { | |
931 | ctxt->ops->get_fpu(ctxt); | |
932 | switch (reg) { | |
933 | case 0: asm("movq %0, %%mm0" : : "m"(*data)); break; | |
934 | case 1: asm("movq %0, %%mm1" : : "m"(*data)); break; | |
935 | case 2: asm("movq %0, %%mm2" : : "m"(*data)); break; | |
936 | case 3: asm("movq %0, %%mm3" : : "m"(*data)); break; | |
937 | case 4: asm("movq %0, %%mm4" : : "m"(*data)); break; | |
938 | case 5: asm("movq %0, %%mm5" : : "m"(*data)); break; | |
939 | case 6: asm("movq %0, %%mm6" : : "m"(*data)); break; | |
940 | case 7: asm("movq %0, %%mm7" : : "m"(*data)); break; | |
941 | default: BUG(); | |
942 | } | |
943 | ctxt->ops->put_fpu(ctxt); | |
944 | } | |
945 | ||
1253791d | 946 | static void decode_register_operand(struct x86_emulate_ctxt *ctxt, |
2adb5ad9 | 947 | struct operand *op) |
3c118e24 | 948 | { |
9dac77fa AK |
949 | unsigned reg = ctxt->modrm_reg; |
950 | int highbyte_regs = ctxt->rex_prefix == 0; | |
33615aa9 | 951 | |
9dac77fa AK |
952 | if (!(ctxt->d & ModRM)) |
953 | reg = (ctxt->b & 7) | ((ctxt->rex_prefix & 1) << 3); | |
1253791d | 954 | |
9dac77fa | 955 | if (ctxt->d & Sse) { |
1253791d AK |
956 | op->type = OP_XMM; |
957 | op->bytes = 16; | |
958 | op->addr.xmm = reg; | |
959 | read_sse_reg(ctxt, &op->vec_val, reg); | |
960 | return; | |
961 | } | |
cbe2c9d3 AK |
962 | if (ctxt->d & Mmx) { |
963 | reg &= 7; | |
964 | op->type = OP_MM; | |
965 | op->bytes = 8; | |
966 | op->addr.mm = reg; | |
967 | return; | |
968 | } | |
1253791d | 969 | |
3c118e24 | 970 | op->type = OP_REG; |
2adb5ad9 | 971 | if (ctxt->d & ByteOp) { |
9dac77fa | 972 | op->addr.reg = decode_register(reg, ctxt->regs, highbyte_regs); |
3c118e24 AK |
973 | op->bytes = 1; |
974 | } else { | |
9dac77fa AK |
975 | op->addr.reg = decode_register(reg, ctxt->regs, 0); |
976 | op->bytes = ctxt->op_bytes; | |
3c118e24 | 977 | } |
91ff3cb4 | 978 | fetch_register_operand(op); |
3c118e24 AK |
979 | op->orig_val = op->val; |
980 | } | |
981 | ||
a6e3407b AK |
982 | static void adjust_modrm_seg(struct x86_emulate_ctxt *ctxt, int base_reg) |
983 | { | |
984 | if (base_reg == VCPU_REGS_RSP || base_reg == VCPU_REGS_RBP) | |
985 | ctxt->modrm_seg = VCPU_SREG_SS; | |
986 | } | |
987 | ||
1c73ef66 | 988 | static int decode_modrm(struct x86_emulate_ctxt *ctxt, |
2dbd0dd7 | 989 | struct operand *op) |
1c73ef66 | 990 | { |
1c73ef66 | 991 | u8 sib; |
f5b4edcd | 992 | int index_reg = 0, base_reg = 0, scale; |
3e2815e9 | 993 | int rc = X86EMUL_CONTINUE; |
2dbd0dd7 | 994 | ulong modrm_ea = 0; |
1c73ef66 | 995 | |
9dac77fa AK |
996 | if (ctxt->rex_prefix) { |
997 | ctxt->modrm_reg = (ctxt->rex_prefix & 4) << 1; /* REX.R */ | |
998 | index_reg = (ctxt->rex_prefix & 2) << 2; /* REX.X */ | |
999 | ctxt->modrm_rm = base_reg = (ctxt->rex_prefix & 1) << 3; /* REG.B */ | |
1c73ef66 AK |
1000 | } |
1001 | ||
9dac77fa AK |
1002 | ctxt->modrm_mod |= (ctxt->modrm & 0xc0) >> 6; |
1003 | ctxt->modrm_reg |= (ctxt->modrm & 0x38) >> 3; | |
1004 | ctxt->modrm_rm |= (ctxt->modrm & 0x07); | |
1005 | ctxt->modrm_seg = VCPU_SREG_DS; | |
1c73ef66 | 1006 | |
9dac77fa | 1007 | if (ctxt->modrm_mod == 3) { |
2dbd0dd7 | 1008 | op->type = OP_REG; |
9dac77fa AK |
1009 | op->bytes = (ctxt->d & ByteOp) ? 1 : ctxt->op_bytes; |
1010 | op->addr.reg = decode_register(ctxt->modrm_rm, | |
1011 | ctxt->regs, ctxt->d & ByteOp); | |
1012 | if (ctxt->d & Sse) { | |
1253791d AK |
1013 | op->type = OP_XMM; |
1014 | op->bytes = 16; | |
9dac77fa AK |
1015 | op->addr.xmm = ctxt->modrm_rm; |
1016 | read_sse_reg(ctxt, &op->vec_val, ctxt->modrm_rm); | |
1253791d AK |
1017 | return rc; |
1018 | } | |
cbe2c9d3 AK |
1019 | if (ctxt->d & Mmx) { |
1020 | op->type = OP_MM; | |
1021 | op->bytes = 8; | |
1022 | op->addr.xmm = ctxt->modrm_rm & 7; | |
1023 | return rc; | |
1024 | } | |
2dbd0dd7 | 1025 | fetch_register_operand(op); |
1c73ef66 AK |
1026 | return rc; |
1027 | } | |
1028 | ||
2dbd0dd7 AK |
1029 | op->type = OP_MEM; |
1030 | ||
9dac77fa AK |
1031 | if (ctxt->ad_bytes == 2) { |
1032 | unsigned bx = ctxt->regs[VCPU_REGS_RBX]; | |
1033 | unsigned bp = ctxt->regs[VCPU_REGS_RBP]; | |
1034 | unsigned si = ctxt->regs[VCPU_REGS_RSI]; | |
1035 | unsigned di = ctxt->regs[VCPU_REGS_RDI]; | |
1c73ef66 AK |
1036 | |
1037 | /* 16-bit ModR/M decode. */ | |
9dac77fa | 1038 | switch (ctxt->modrm_mod) { |
1c73ef66 | 1039 | case 0: |
9dac77fa | 1040 | if (ctxt->modrm_rm == 6) |
e85a1085 | 1041 | modrm_ea += insn_fetch(u16, ctxt); |
1c73ef66 AK |
1042 | break; |
1043 | case 1: | |
e85a1085 | 1044 | modrm_ea += insn_fetch(s8, ctxt); |
1c73ef66 AK |
1045 | break; |
1046 | case 2: | |
e85a1085 | 1047 | modrm_ea += insn_fetch(u16, ctxt); |
1c73ef66 AK |
1048 | break; |
1049 | } | |
9dac77fa | 1050 | switch (ctxt->modrm_rm) { |
1c73ef66 | 1051 | case 0: |
2dbd0dd7 | 1052 | modrm_ea += bx + si; |
1c73ef66 AK |
1053 | break; |
1054 | case 1: | |
2dbd0dd7 | 1055 | modrm_ea += bx + di; |
1c73ef66 AK |
1056 | break; |
1057 | case 2: | |
2dbd0dd7 | 1058 | modrm_ea += bp + si; |
1c73ef66 AK |
1059 | break; |
1060 | case 3: | |
2dbd0dd7 | 1061 | modrm_ea += bp + di; |
1c73ef66 AK |
1062 | break; |
1063 | case 4: | |
2dbd0dd7 | 1064 | modrm_ea += si; |
1c73ef66 AK |
1065 | break; |
1066 | case 5: | |
2dbd0dd7 | 1067 | modrm_ea += di; |
1c73ef66 AK |
1068 | break; |
1069 | case 6: | |
9dac77fa | 1070 | if (ctxt->modrm_mod != 0) |
2dbd0dd7 | 1071 | modrm_ea += bp; |
1c73ef66 AK |
1072 | break; |
1073 | case 7: | |
2dbd0dd7 | 1074 | modrm_ea += bx; |
1c73ef66 AK |
1075 | break; |
1076 | } | |
9dac77fa AK |
1077 | if (ctxt->modrm_rm == 2 || ctxt->modrm_rm == 3 || |
1078 | (ctxt->modrm_rm == 6 && ctxt->modrm_mod != 0)) | |
1079 | ctxt->modrm_seg = VCPU_SREG_SS; | |
2dbd0dd7 | 1080 | modrm_ea = (u16)modrm_ea; |
1c73ef66 AK |
1081 | } else { |
1082 | /* 32/64-bit ModR/M decode. */ | |
9dac77fa | 1083 | if ((ctxt->modrm_rm & 7) == 4) { |
e85a1085 | 1084 | sib = insn_fetch(u8, ctxt); |
1c73ef66 AK |
1085 | index_reg |= (sib >> 3) & 7; |
1086 | base_reg |= sib & 7; | |
1087 | scale = sib >> 6; | |
1088 | ||
9dac77fa | 1089 | if ((base_reg & 7) == 5 && ctxt->modrm_mod == 0) |
e85a1085 | 1090 | modrm_ea += insn_fetch(s32, ctxt); |
a6e3407b | 1091 | else { |
9dac77fa | 1092 | modrm_ea += ctxt->regs[base_reg]; |
a6e3407b AK |
1093 | adjust_modrm_seg(ctxt, base_reg); |
1094 | } | |
dc71d0f1 | 1095 | if (index_reg != 4) |
9dac77fa AK |
1096 | modrm_ea += ctxt->regs[index_reg] << scale; |
1097 | } else if ((ctxt->modrm_rm & 7) == 5 && ctxt->modrm_mod == 0) { | |
84411d85 | 1098 | if (ctxt->mode == X86EMUL_MODE_PROT64) |
9dac77fa | 1099 | ctxt->rip_relative = 1; |
a6e3407b AK |
1100 | } else { |
1101 | base_reg = ctxt->modrm_rm; | |
1102 | modrm_ea += ctxt->regs[base_reg]; | |
1103 | adjust_modrm_seg(ctxt, base_reg); | |
1104 | } | |
9dac77fa | 1105 | switch (ctxt->modrm_mod) { |
1c73ef66 | 1106 | case 0: |
9dac77fa | 1107 | if (ctxt->modrm_rm == 5) |
e85a1085 | 1108 | modrm_ea += insn_fetch(s32, ctxt); |
1c73ef66 AK |
1109 | break; |
1110 | case 1: | |
e85a1085 | 1111 | modrm_ea += insn_fetch(s8, ctxt); |
1c73ef66 AK |
1112 | break; |
1113 | case 2: | |
e85a1085 | 1114 | modrm_ea += insn_fetch(s32, ctxt); |
1c73ef66 AK |
1115 | break; |
1116 | } | |
1117 | } | |
90de84f5 | 1118 | op->addr.mem.ea = modrm_ea; |
1c73ef66 AK |
1119 | done: |
1120 | return rc; | |
1121 | } | |
1122 | ||
1123 | static int decode_abs(struct x86_emulate_ctxt *ctxt, | |
2dbd0dd7 | 1124 | struct operand *op) |
1c73ef66 | 1125 | { |
3e2815e9 | 1126 | int rc = X86EMUL_CONTINUE; |
1c73ef66 | 1127 | |
2dbd0dd7 | 1128 | op->type = OP_MEM; |
9dac77fa | 1129 | switch (ctxt->ad_bytes) { |
1c73ef66 | 1130 | case 2: |
e85a1085 | 1131 | op->addr.mem.ea = insn_fetch(u16, ctxt); |
1c73ef66 AK |
1132 | break; |
1133 | case 4: | |
e85a1085 | 1134 | op->addr.mem.ea = insn_fetch(u32, ctxt); |
1c73ef66 AK |
1135 | break; |
1136 | case 8: | |
e85a1085 | 1137 | op->addr.mem.ea = insn_fetch(u64, ctxt); |
1c73ef66 AK |
1138 | break; |
1139 | } | |
1140 | done: | |
1141 | return rc; | |
1142 | } | |
1143 | ||
9dac77fa | 1144 | static void fetch_bit_operand(struct x86_emulate_ctxt *ctxt) |
35c843c4 | 1145 | { |
7129eeca | 1146 | long sv = 0, mask; |
35c843c4 | 1147 | |
9dac77fa AK |
1148 | if (ctxt->dst.type == OP_MEM && ctxt->src.type == OP_REG) { |
1149 | mask = ~(ctxt->dst.bytes * 8 - 1); | |
35c843c4 | 1150 | |
9dac77fa AK |
1151 | if (ctxt->src.bytes == 2) |
1152 | sv = (s16)ctxt->src.val & (s16)mask; | |
1153 | else if (ctxt->src.bytes == 4) | |
1154 | sv = (s32)ctxt->src.val & (s32)mask; | |
35c843c4 | 1155 | |
9dac77fa | 1156 | ctxt->dst.addr.mem.ea += (sv >> 3); |
35c843c4 | 1157 | } |
ba7ff2b7 WY |
1158 | |
1159 | /* only subword offset */ | |
9dac77fa | 1160 | ctxt->src.val &= (ctxt->dst.bytes << 3) - 1; |
35c843c4 WY |
1161 | } |
1162 | ||
dde7e6d1 | 1163 | static int read_emulated(struct x86_emulate_ctxt *ctxt, |
dde7e6d1 | 1164 | unsigned long addr, void *dest, unsigned size) |
6aa8b732 | 1165 | { |
dde7e6d1 | 1166 | int rc; |
9dac77fa | 1167 | struct read_cache *mc = &ctxt->mem_read; |
6aa8b732 | 1168 | |
dde7e6d1 AK |
1169 | while (size) { |
1170 | int n = min(size, 8u); | |
1171 | size -= n; | |
1172 | if (mc->pos < mc->end) | |
1173 | goto read_cached; | |
5cd21917 | 1174 | |
7b105ca2 TY |
1175 | rc = ctxt->ops->read_emulated(ctxt, addr, mc->data + mc->end, n, |
1176 | &ctxt->exception); | |
dde7e6d1 AK |
1177 | if (rc != X86EMUL_CONTINUE) |
1178 | return rc; | |
1179 | mc->end += n; | |
6aa8b732 | 1180 | |
dde7e6d1 AK |
1181 | read_cached: |
1182 | memcpy(dest, mc->data + mc->pos, n); | |
1183 | mc->pos += n; | |
1184 | dest += n; | |
1185 | addr += n; | |
6aa8b732 | 1186 | } |
dde7e6d1 AK |
1187 | return X86EMUL_CONTINUE; |
1188 | } | |
6aa8b732 | 1189 | |
3ca3ac4d AK |
1190 | static int segmented_read(struct x86_emulate_ctxt *ctxt, |
1191 | struct segmented_address addr, | |
1192 | void *data, | |
1193 | unsigned size) | |
1194 | { | |
9fa088f4 AK |
1195 | int rc; |
1196 | ulong linear; | |
1197 | ||
83b8795a | 1198 | rc = linearize(ctxt, addr, size, false, &linear); |
9fa088f4 AK |
1199 | if (rc != X86EMUL_CONTINUE) |
1200 | return rc; | |
7b105ca2 | 1201 | return read_emulated(ctxt, linear, data, size); |
3ca3ac4d AK |
1202 | } |
1203 | ||
1204 | static int segmented_write(struct x86_emulate_ctxt *ctxt, | |
1205 | struct segmented_address addr, | |
1206 | const void *data, | |
1207 | unsigned size) | |
1208 | { | |
9fa088f4 AK |
1209 | int rc; |
1210 | ulong linear; | |
1211 | ||
83b8795a | 1212 | rc = linearize(ctxt, addr, size, true, &linear); |
9fa088f4 AK |
1213 | if (rc != X86EMUL_CONTINUE) |
1214 | return rc; | |
0f65dd70 AK |
1215 | return ctxt->ops->write_emulated(ctxt, linear, data, size, |
1216 | &ctxt->exception); | |
3ca3ac4d AK |
1217 | } |
1218 | ||
1219 | static int segmented_cmpxchg(struct x86_emulate_ctxt *ctxt, | |
1220 | struct segmented_address addr, | |
1221 | const void *orig_data, const void *data, | |
1222 | unsigned size) | |
1223 | { | |
9fa088f4 AK |
1224 | int rc; |
1225 | ulong linear; | |
1226 | ||
83b8795a | 1227 | rc = linearize(ctxt, addr, size, true, &linear); |
9fa088f4 AK |
1228 | if (rc != X86EMUL_CONTINUE) |
1229 | return rc; | |
0f65dd70 AK |
1230 | return ctxt->ops->cmpxchg_emulated(ctxt, linear, orig_data, data, |
1231 | size, &ctxt->exception); | |
3ca3ac4d AK |
1232 | } |
1233 | ||
dde7e6d1 | 1234 | static int pio_in_emulated(struct x86_emulate_ctxt *ctxt, |
dde7e6d1 AK |
1235 | unsigned int size, unsigned short port, |
1236 | void *dest) | |
1237 | { | |
9dac77fa | 1238 | struct read_cache *rc = &ctxt->io_read; |
b4c6abfe | 1239 | |
dde7e6d1 | 1240 | if (rc->pos == rc->end) { /* refill pio read ahead */ |
dde7e6d1 | 1241 | unsigned int in_page, n; |
9dac77fa AK |
1242 | unsigned int count = ctxt->rep_prefix ? |
1243 | address_mask(ctxt, ctxt->regs[VCPU_REGS_RCX]) : 1; | |
dde7e6d1 | 1244 | in_page = (ctxt->eflags & EFLG_DF) ? |
9dac77fa AK |
1245 | offset_in_page(ctxt->regs[VCPU_REGS_RDI]) : |
1246 | PAGE_SIZE - offset_in_page(ctxt->regs[VCPU_REGS_RDI]); | |
dde7e6d1 AK |
1247 | n = min(min(in_page, (unsigned int)sizeof(rc->data)) / size, |
1248 | count); | |
1249 | if (n == 0) | |
1250 | n = 1; | |
1251 | rc->pos = rc->end = 0; | |
7b105ca2 | 1252 | if (!ctxt->ops->pio_in_emulated(ctxt, size, port, rc->data, n)) |
dde7e6d1 AK |
1253 | return 0; |
1254 | rc->end = n * size; | |
6aa8b732 AK |
1255 | } |
1256 | ||
dde7e6d1 AK |
1257 | memcpy(dest, rc->data + rc->pos, size); |
1258 | rc->pos += size; | |
1259 | return 1; | |
1260 | } | |
6aa8b732 | 1261 | |
7f3d35fd KW |
1262 | static int read_interrupt_descriptor(struct x86_emulate_ctxt *ctxt, |
1263 | u16 index, struct desc_struct *desc) | |
1264 | { | |
1265 | struct desc_ptr dt; | |
1266 | ulong addr; | |
1267 | ||
1268 | ctxt->ops->get_idt(ctxt, &dt); | |
1269 | ||
1270 | if (dt.size < index * 8 + 7) | |
1271 | return emulate_gp(ctxt, index << 3 | 0x2); | |
1272 | ||
1273 | addr = dt.address + index * 8; | |
1274 | return ctxt->ops->read_std(ctxt, addr, desc, sizeof *desc, | |
1275 | &ctxt->exception); | |
1276 | } | |
1277 | ||
dde7e6d1 | 1278 | static void get_descriptor_table_ptr(struct x86_emulate_ctxt *ctxt, |
dde7e6d1 AK |
1279 | u16 selector, struct desc_ptr *dt) |
1280 | { | |
7b105ca2 TY |
1281 | struct x86_emulate_ops *ops = ctxt->ops; |
1282 | ||
dde7e6d1 AK |
1283 | if (selector & 1 << 2) { |
1284 | struct desc_struct desc; | |
1aa36616 AK |
1285 | u16 sel; |
1286 | ||
dde7e6d1 | 1287 | memset (dt, 0, sizeof *dt); |
1aa36616 | 1288 | if (!ops->get_segment(ctxt, &sel, &desc, NULL, VCPU_SREG_LDTR)) |
dde7e6d1 | 1289 | return; |
e09d082c | 1290 | |
dde7e6d1 AK |
1291 | dt->size = desc_limit_scaled(&desc); /* what if limit > 65535? */ |
1292 | dt->address = get_desc_base(&desc); | |
1293 | } else | |
4bff1e86 | 1294 | ops->get_gdt(ctxt, dt); |
dde7e6d1 | 1295 | } |
120df890 | 1296 | |
dde7e6d1 AK |
1297 | /* allowed just for 8 bytes segments */ |
1298 | static int read_segment_descriptor(struct x86_emulate_ctxt *ctxt, | |
e919464b AK |
1299 | u16 selector, struct desc_struct *desc, |
1300 | ulong *desc_addr_p) | |
dde7e6d1 AK |
1301 | { |
1302 | struct desc_ptr dt; | |
1303 | u16 index = selector >> 3; | |
dde7e6d1 | 1304 | ulong addr; |
120df890 | 1305 | |
7b105ca2 | 1306 | get_descriptor_table_ptr(ctxt, selector, &dt); |
120df890 | 1307 | |
35d3d4a1 AK |
1308 | if (dt.size < index * 8 + 7) |
1309 | return emulate_gp(ctxt, selector & 0xfffc); | |
e09d082c | 1310 | |
e919464b | 1311 | *desc_addr_p = addr = dt.address + index * 8; |
7b105ca2 TY |
1312 | return ctxt->ops->read_std(ctxt, addr, desc, sizeof *desc, |
1313 | &ctxt->exception); | |
dde7e6d1 | 1314 | } |
ef65c889 | 1315 | |
dde7e6d1 AK |
1316 | /* allowed just for 8 bytes segments */ |
1317 | static int write_segment_descriptor(struct x86_emulate_ctxt *ctxt, | |
dde7e6d1 AK |
1318 | u16 selector, struct desc_struct *desc) |
1319 | { | |
1320 | struct desc_ptr dt; | |
1321 | u16 index = selector >> 3; | |
dde7e6d1 | 1322 | ulong addr; |
6aa8b732 | 1323 | |
7b105ca2 | 1324 | get_descriptor_table_ptr(ctxt, selector, &dt); |
6e3d5dfb | 1325 | |
35d3d4a1 AK |
1326 | if (dt.size < index * 8 + 7) |
1327 | return emulate_gp(ctxt, selector & 0xfffc); | |
6aa8b732 | 1328 | |
dde7e6d1 | 1329 | addr = dt.address + index * 8; |
7b105ca2 TY |
1330 | return ctxt->ops->write_std(ctxt, addr, desc, sizeof *desc, |
1331 | &ctxt->exception); | |
dde7e6d1 | 1332 | } |
c7e75a3d | 1333 | |
5601d05b | 1334 | /* Does not support long mode */ |
dde7e6d1 | 1335 | static int load_segment_descriptor(struct x86_emulate_ctxt *ctxt, |
dde7e6d1 AK |
1336 | u16 selector, int seg) |
1337 | { | |
869be99c | 1338 | struct desc_struct seg_desc, old_desc; |
dde7e6d1 AK |
1339 | u8 dpl, rpl, cpl; |
1340 | unsigned err_vec = GP_VECTOR; | |
1341 | u32 err_code = 0; | |
1342 | bool null_selector = !(selector & ~0x3); /* 0000-0003 are null */ | |
e919464b | 1343 | ulong desc_addr; |
dde7e6d1 | 1344 | int ret; |
69f55cb1 | 1345 | |
dde7e6d1 | 1346 | memset(&seg_desc, 0, sizeof seg_desc); |
69f55cb1 | 1347 | |
dde7e6d1 AK |
1348 | if ((seg <= VCPU_SREG_GS && ctxt->mode == X86EMUL_MODE_VM86) |
1349 | || ctxt->mode == X86EMUL_MODE_REAL) { | |
1350 | /* set real mode segment descriptor */ | |
1351 | set_desc_base(&seg_desc, selector << 4); | |
1352 | set_desc_limit(&seg_desc, 0xffff); | |
1353 | seg_desc.type = 3; | |
1354 | seg_desc.p = 1; | |
1355 | seg_desc.s = 1; | |
66b0ab8f KW |
1356 | if (ctxt->mode == X86EMUL_MODE_VM86) |
1357 | seg_desc.dpl = 3; | |
dde7e6d1 AK |
1358 | goto load; |
1359 | } | |
1360 | ||
79d5b4c3 AK |
1361 | rpl = selector & 3; |
1362 | cpl = ctxt->ops->cpl(ctxt); | |
1363 | ||
1364 | /* NULL selector is not valid for TR, CS and SS (except for long mode) */ | |
1365 | if ((seg == VCPU_SREG_CS | |
1366 | || (seg == VCPU_SREG_SS | |
1367 | && (ctxt->mode != X86EMUL_MODE_PROT64 || rpl != cpl)) | |
1368 | || seg == VCPU_SREG_TR) | |
dde7e6d1 AK |
1369 | && null_selector) |
1370 | goto exception; | |
1371 | ||
1372 | /* TR should be in GDT only */ | |
1373 | if (seg == VCPU_SREG_TR && (selector & (1 << 2))) | |
1374 | goto exception; | |
1375 | ||
1376 | if (null_selector) /* for NULL selector skip all following checks */ | |
1377 | goto load; | |
1378 | ||
e919464b | 1379 | ret = read_segment_descriptor(ctxt, selector, &seg_desc, &desc_addr); |
dde7e6d1 AK |
1380 | if (ret != X86EMUL_CONTINUE) |
1381 | return ret; | |
1382 | ||
1383 | err_code = selector & 0xfffc; | |
1384 | err_vec = GP_VECTOR; | |
1385 | ||
1386 | /* can't load system descriptor into segment selecor */ | |
1387 | if (seg <= VCPU_SREG_GS && !seg_desc.s) | |
1388 | goto exception; | |
1389 | ||
1390 | if (!seg_desc.p) { | |
1391 | err_vec = (seg == VCPU_SREG_SS) ? SS_VECTOR : NP_VECTOR; | |
1392 | goto exception; | |
1393 | } | |
1394 | ||
dde7e6d1 | 1395 | dpl = seg_desc.dpl; |
dde7e6d1 AK |
1396 | |
1397 | switch (seg) { | |
1398 | case VCPU_SREG_SS: | |
1399 | /* | |
1400 | * segment is not a writable data segment or segment | |
1401 | * selector's RPL != CPL or segment selector's RPL != CPL | |
1402 | */ | |
1403 | if (rpl != cpl || (seg_desc.type & 0xa) != 0x2 || dpl != cpl) | |
1404 | goto exception; | |
6aa8b732 | 1405 | break; |
dde7e6d1 AK |
1406 | case VCPU_SREG_CS: |
1407 | if (!(seg_desc.type & 8)) | |
1408 | goto exception; | |
1409 | ||
1410 | if (seg_desc.type & 4) { | |
1411 | /* conforming */ | |
1412 | if (dpl > cpl) | |
1413 | goto exception; | |
1414 | } else { | |
1415 | /* nonconforming */ | |
1416 | if (rpl > cpl || dpl != cpl) | |
1417 | goto exception; | |
1418 | } | |
1419 | /* CS(RPL) <- CPL */ | |
1420 | selector = (selector & 0xfffc) | cpl; | |
6aa8b732 | 1421 | break; |
dde7e6d1 AK |
1422 | case VCPU_SREG_TR: |
1423 | if (seg_desc.s || (seg_desc.type != 1 && seg_desc.type != 9)) | |
1424 | goto exception; | |
869be99c AK |
1425 | old_desc = seg_desc; |
1426 | seg_desc.type |= 2; /* busy */ | |
1427 | ret = ctxt->ops->cmpxchg_emulated(ctxt, desc_addr, &old_desc, &seg_desc, | |
1428 | sizeof(seg_desc), &ctxt->exception); | |
1429 | if (ret != X86EMUL_CONTINUE) | |
1430 | return ret; | |
dde7e6d1 AK |
1431 | break; |
1432 | case VCPU_SREG_LDTR: | |
1433 | if (seg_desc.s || seg_desc.type != 2) | |
1434 | goto exception; | |
1435 | break; | |
1436 | default: /* DS, ES, FS, or GS */ | |
4e62417b | 1437 | /* |
dde7e6d1 AK |
1438 | * segment is not a data or readable code segment or |
1439 | * ((segment is a data or nonconforming code segment) | |
1440 | * and (both RPL and CPL > DPL)) | |
4e62417b | 1441 | */ |
dde7e6d1 AK |
1442 | if ((seg_desc.type & 0xa) == 0x8 || |
1443 | (((seg_desc.type & 0xc) != 0xc) && | |
1444 | (rpl > dpl && cpl > dpl))) | |
1445 | goto exception; | |
6aa8b732 | 1446 | break; |
dde7e6d1 AK |
1447 | } |
1448 | ||
1449 | if (seg_desc.s) { | |
1450 | /* mark segment as accessed */ | |
1451 | seg_desc.type |= 1; | |
7b105ca2 | 1452 | ret = write_segment_descriptor(ctxt, selector, &seg_desc); |
dde7e6d1 AK |
1453 | if (ret != X86EMUL_CONTINUE) |
1454 | return ret; | |
1455 | } | |
1456 | load: | |
7b105ca2 | 1457 | ctxt->ops->set_segment(ctxt, selector, &seg_desc, 0, seg); |
dde7e6d1 AK |
1458 | return X86EMUL_CONTINUE; |
1459 | exception: | |
1460 | emulate_exception(ctxt, err_vec, err_code, true); | |
1461 | return X86EMUL_PROPAGATE_FAULT; | |
1462 | } | |
1463 | ||
31be40b3 WY |
1464 | static void write_register_operand(struct operand *op) |
1465 | { | |
1466 | /* The 4-byte case *is* correct: in 64-bit mode we zero-extend. */ | |
1467 | switch (op->bytes) { | |
1468 | case 1: | |
1469 | *(u8 *)op->addr.reg = (u8)op->val; | |
1470 | break; | |
1471 | case 2: | |
1472 | *(u16 *)op->addr.reg = (u16)op->val; | |
1473 | break; | |
1474 | case 4: | |
1475 | *op->addr.reg = (u32)op->val; | |
1476 | break; /* 64b: zero-extend */ | |
1477 | case 8: | |
1478 | *op->addr.reg = op->val; | |
1479 | break; | |
1480 | } | |
1481 | } | |
1482 | ||
adddcecf | 1483 | static int writeback(struct x86_emulate_ctxt *ctxt) |
dde7e6d1 AK |
1484 | { |
1485 | int rc; | |
dde7e6d1 | 1486 | |
9dac77fa | 1487 | switch (ctxt->dst.type) { |
dde7e6d1 | 1488 | case OP_REG: |
9dac77fa | 1489 | write_register_operand(&ctxt->dst); |
6aa8b732 | 1490 | break; |
dde7e6d1 | 1491 | case OP_MEM: |
9dac77fa | 1492 | if (ctxt->lock_prefix) |
3ca3ac4d | 1493 | rc = segmented_cmpxchg(ctxt, |
9dac77fa AK |
1494 | ctxt->dst.addr.mem, |
1495 | &ctxt->dst.orig_val, | |
1496 | &ctxt->dst.val, | |
1497 | ctxt->dst.bytes); | |
341de7e3 | 1498 | else |
3ca3ac4d | 1499 | rc = segmented_write(ctxt, |
9dac77fa AK |
1500 | ctxt->dst.addr.mem, |
1501 | &ctxt->dst.val, | |
1502 | ctxt->dst.bytes); | |
dde7e6d1 AK |
1503 | if (rc != X86EMUL_CONTINUE) |
1504 | return rc; | |
a682e354 | 1505 | break; |
1253791d | 1506 | case OP_XMM: |
9dac77fa | 1507 | write_sse_reg(ctxt, &ctxt->dst.vec_val, ctxt->dst.addr.xmm); |
1253791d | 1508 | break; |
cbe2c9d3 AK |
1509 | case OP_MM: |
1510 | write_mmx_reg(ctxt, &ctxt->dst.mm_val, ctxt->dst.addr.mm); | |
1511 | break; | |
dde7e6d1 AK |
1512 | case OP_NONE: |
1513 | /* no writeback */ | |
414e6277 | 1514 | break; |
dde7e6d1 | 1515 | default: |
414e6277 | 1516 | break; |
6aa8b732 | 1517 | } |
dde7e6d1 AK |
1518 | return X86EMUL_CONTINUE; |
1519 | } | |
6aa8b732 | 1520 | |
51ddff50 | 1521 | static int push(struct x86_emulate_ctxt *ctxt, void *data, int bytes) |
dde7e6d1 | 1522 | { |
4179bb02 | 1523 | struct segmented_address addr; |
0dc8d10f | 1524 | |
51ddff50 | 1525 | register_address_increment(ctxt, &ctxt->regs[VCPU_REGS_RSP], -bytes); |
9dac77fa | 1526 | addr.ea = register_address(ctxt, ctxt->regs[VCPU_REGS_RSP]); |
4179bb02 TY |
1527 | addr.seg = VCPU_SREG_SS; |
1528 | ||
51ddff50 AK |
1529 | return segmented_write(ctxt, addr, data, bytes); |
1530 | } | |
1531 | ||
1532 | static int em_push(struct x86_emulate_ctxt *ctxt) | |
1533 | { | |
4179bb02 | 1534 | /* Disable writeback. */ |
9dac77fa | 1535 | ctxt->dst.type = OP_NONE; |
51ddff50 | 1536 | return push(ctxt, &ctxt->src.val, ctxt->op_bytes); |
dde7e6d1 | 1537 | } |
69f55cb1 | 1538 | |
dde7e6d1 | 1539 | static int emulate_pop(struct x86_emulate_ctxt *ctxt, |
dde7e6d1 AK |
1540 | void *dest, int len) |
1541 | { | |
dde7e6d1 | 1542 | int rc; |
90de84f5 | 1543 | struct segmented_address addr; |
8b4caf66 | 1544 | |
9dac77fa | 1545 | addr.ea = register_address(ctxt, ctxt->regs[VCPU_REGS_RSP]); |
90de84f5 | 1546 | addr.seg = VCPU_SREG_SS; |
3ca3ac4d | 1547 | rc = segmented_read(ctxt, addr, dest, len); |
dde7e6d1 AK |
1548 | if (rc != X86EMUL_CONTINUE) |
1549 | return rc; | |
1550 | ||
9dac77fa | 1551 | register_address_increment(ctxt, &ctxt->regs[VCPU_REGS_RSP], len); |
dde7e6d1 | 1552 | return rc; |
8b4caf66 LV |
1553 | } |
1554 | ||
c54fe504 TY |
1555 | static int em_pop(struct x86_emulate_ctxt *ctxt) |
1556 | { | |
9dac77fa | 1557 | return emulate_pop(ctxt, &ctxt->dst.val, ctxt->op_bytes); |
c54fe504 TY |
1558 | } |
1559 | ||
dde7e6d1 | 1560 | static int emulate_popf(struct x86_emulate_ctxt *ctxt, |
7b105ca2 | 1561 | void *dest, int len) |
9de41573 GN |
1562 | { |
1563 | int rc; | |
dde7e6d1 AK |
1564 | unsigned long val, change_mask; |
1565 | int iopl = (ctxt->eflags & X86_EFLAGS_IOPL) >> IOPL_SHIFT; | |
7b105ca2 | 1566 | int cpl = ctxt->ops->cpl(ctxt); |
9de41573 | 1567 | |
3b9be3bf | 1568 | rc = emulate_pop(ctxt, &val, len); |
dde7e6d1 AK |
1569 | if (rc != X86EMUL_CONTINUE) |
1570 | return rc; | |
9de41573 | 1571 | |
dde7e6d1 AK |
1572 | change_mask = EFLG_CF | EFLG_PF | EFLG_AF | EFLG_ZF | EFLG_SF | EFLG_OF |
1573 | | EFLG_TF | EFLG_DF | EFLG_NT | EFLG_RF | EFLG_AC | EFLG_ID; | |
9de41573 | 1574 | |
dde7e6d1 AK |
1575 | switch(ctxt->mode) { |
1576 | case X86EMUL_MODE_PROT64: | |
1577 | case X86EMUL_MODE_PROT32: | |
1578 | case X86EMUL_MODE_PROT16: | |
1579 | if (cpl == 0) | |
1580 | change_mask |= EFLG_IOPL; | |
1581 | if (cpl <= iopl) | |
1582 | change_mask |= EFLG_IF; | |
1583 | break; | |
1584 | case X86EMUL_MODE_VM86: | |
35d3d4a1 AK |
1585 | if (iopl < 3) |
1586 | return emulate_gp(ctxt, 0); | |
dde7e6d1 AK |
1587 | change_mask |= EFLG_IF; |
1588 | break; | |
1589 | default: /* real mode */ | |
1590 | change_mask |= (EFLG_IOPL | EFLG_IF); | |
1591 | break; | |
9de41573 | 1592 | } |
dde7e6d1 AK |
1593 | |
1594 | *(unsigned long *)dest = | |
1595 | (ctxt->eflags & ~change_mask) | (val & change_mask); | |
1596 | ||
1597 | return rc; | |
9de41573 GN |
1598 | } |
1599 | ||
62aaa2f0 TY |
1600 | static int em_popf(struct x86_emulate_ctxt *ctxt) |
1601 | { | |
9dac77fa AK |
1602 | ctxt->dst.type = OP_REG; |
1603 | ctxt->dst.addr.reg = &ctxt->eflags; | |
1604 | ctxt->dst.bytes = ctxt->op_bytes; | |
1605 | return emulate_popf(ctxt, &ctxt->dst.val, ctxt->op_bytes); | |
62aaa2f0 TY |
1606 | } |
1607 | ||
612e89f0 AK |
1608 | static int em_enter(struct x86_emulate_ctxt *ctxt) |
1609 | { | |
1610 | int rc; | |
1611 | unsigned frame_size = ctxt->src.val; | |
1612 | unsigned nesting_level = ctxt->src2.val & 31; | |
1613 | ||
1614 | if (nesting_level) | |
1615 | return X86EMUL_UNHANDLEABLE; | |
1616 | ||
1617 | rc = push(ctxt, &ctxt->regs[VCPU_REGS_RBP], stack_size(ctxt)); | |
1618 | if (rc != X86EMUL_CONTINUE) | |
1619 | return rc; | |
1620 | assign_masked(&ctxt->regs[VCPU_REGS_RBP], ctxt->regs[VCPU_REGS_RSP], | |
1621 | stack_mask(ctxt)); | |
1622 | assign_masked(&ctxt->regs[VCPU_REGS_RSP], | |
1623 | ctxt->regs[VCPU_REGS_RSP] - frame_size, | |
1624 | stack_mask(ctxt)); | |
1625 | return X86EMUL_CONTINUE; | |
1626 | } | |
1627 | ||
f47cfa31 AK |
1628 | static int em_leave(struct x86_emulate_ctxt *ctxt) |
1629 | { | |
1630 | assign_masked(&ctxt->regs[VCPU_REGS_RSP], ctxt->regs[VCPU_REGS_RBP], | |
1631 | stack_mask(ctxt)); | |
1632 | return emulate_pop(ctxt, &ctxt->regs[VCPU_REGS_RBP], ctxt->op_bytes); | |
1633 | } | |
1634 | ||
1cd196ea | 1635 | static int em_push_sreg(struct x86_emulate_ctxt *ctxt) |
7b262e90 | 1636 | { |
1cd196ea AK |
1637 | int seg = ctxt->src2.val; |
1638 | ||
9dac77fa | 1639 | ctxt->src.val = get_segment_selector(ctxt, seg); |
7b262e90 | 1640 | |
4487b3b4 | 1641 | return em_push(ctxt); |
7b262e90 GN |
1642 | } |
1643 | ||
1cd196ea | 1644 | static int em_pop_sreg(struct x86_emulate_ctxt *ctxt) |
38ba30ba | 1645 | { |
1cd196ea | 1646 | int seg = ctxt->src2.val; |
dde7e6d1 AK |
1647 | unsigned long selector; |
1648 | int rc; | |
38ba30ba | 1649 | |
9dac77fa | 1650 | rc = emulate_pop(ctxt, &selector, ctxt->op_bytes); |
dde7e6d1 AK |
1651 | if (rc != X86EMUL_CONTINUE) |
1652 | return rc; | |
1653 | ||
7b105ca2 | 1654 | rc = load_segment_descriptor(ctxt, (u16)selector, seg); |
dde7e6d1 | 1655 | return rc; |
38ba30ba GN |
1656 | } |
1657 | ||
b96a7fad | 1658 | static int em_pusha(struct x86_emulate_ctxt *ctxt) |
38ba30ba | 1659 | { |
9dac77fa | 1660 | unsigned long old_esp = ctxt->regs[VCPU_REGS_RSP]; |
dde7e6d1 AK |
1661 | int rc = X86EMUL_CONTINUE; |
1662 | int reg = VCPU_REGS_RAX; | |
38ba30ba | 1663 | |
dde7e6d1 AK |
1664 | while (reg <= VCPU_REGS_RDI) { |
1665 | (reg == VCPU_REGS_RSP) ? | |
9dac77fa | 1666 | (ctxt->src.val = old_esp) : (ctxt->src.val = ctxt->regs[reg]); |
38ba30ba | 1667 | |
4487b3b4 | 1668 | rc = em_push(ctxt); |
dde7e6d1 AK |
1669 | if (rc != X86EMUL_CONTINUE) |
1670 | return rc; | |
38ba30ba | 1671 | |
dde7e6d1 | 1672 | ++reg; |
38ba30ba | 1673 | } |
38ba30ba | 1674 | |
dde7e6d1 | 1675 | return rc; |
38ba30ba GN |
1676 | } |
1677 | ||
62aaa2f0 TY |
1678 | static int em_pushf(struct x86_emulate_ctxt *ctxt) |
1679 | { | |
9dac77fa | 1680 | ctxt->src.val = (unsigned long)ctxt->eflags; |
62aaa2f0 TY |
1681 | return em_push(ctxt); |
1682 | } | |
1683 | ||
b96a7fad | 1684 | static int em_popa(struct x86_emulate_ctxt *ctxt) |
38ba30ba | 1685 | { |
dde7e6d1 AK |
1686 | int rc = X86EMUL_CONTINUE; |
1687 | int reg = VCPU_REGS_RDI; | |
38ba30ba | 1688 | |
dde7e6d1 AK |
1689 | while (reg >= VCPU_REGS_RAX) { |
1690 | if (reg == VCPU_REGS_RSP) { | |
9dac77fa AK |
1691 | register_address_increment(ctxt, &ctxt->regs[VCPU_REGS_RSP], |
1692 | ctxt->op_bytes); | |
dde7e6d1 AK |
1693 | --reg; |
1694 | } | |
38ba30ba | 1695 | |
9dac77fa | 1696 | rc = emulate_pop(ctxt, &ctxt->regs[reg], ctxt->op_bytes); |
dde7e6d1 AK |
1697 | if (rc != X86EMUL_CONTINUE) |
1698 | break; | |
1699 | --reg; | |
38ba30ba | 1700 | } |
dde7e6d1 | 1701 | return rc; |
38ba30ba GN |
1702 | } |
1703 | ||
7b105ca2 | 1704 | int emulate_int_real(struct x86_emulate_ctxt *ctxt, int irq) |
6e154e56 | 1705 | { |
7b105ca2 | 1706 | struct x86_emulate_ops *ops = ctxt->ops; |
5c56e1cf | 1707 | int rc; |
6e154e56 MG |
1708 | struct desc_ptr dt; |
1709 | gva_t cs_addr; | |
1710 | gva_t eip_addr; | |
1711 | u16 cs, eip; | |
6e154e56 MG |
1712 | |
1713 | /* TODO: Add limit checks */ | |
9dac77fa | 1714 | ctxt->src.val = ctxt->eflags; |
4487b3b4 | 1715 | rc = em_push(ctxt); |
5c56e1cf AK |
1716 | if (rc != X86EMUL_CONTINUE) |
1717 | return rc; | |
6e154e56 MG |
1718 | |
1719 | ctxt->eflags &= ~(EFLG_IF | EFLG_TF | EFLG_AC); | |
1720 | ||
9dac77fa | 1721 | ctxt->src.val = get_segment_selector(ctxt, VCPU_SREG_CS); |
4487b3b4 | 1722 | rc = em_push(ctxt); |
5c56e1cf AK |
1723 | if (rc != X86EMUL_CONTINUE) |
1724 | return rc; | |
6e154e56 | 1725 | |
9dac77fa | 1726 | ctxt->src.val = ctxt->_eip; |
4487b3b4 | 1727 | rc = em_push(ctxt); |
5c56e1cf AK |
1728 | if (rc != X86EMUL_CONTINUE) |
1729 | return rc; | |
1730 | ||
4bff1e86 | 1731 | ops->get_idt(ctxt, &dt); |
6e154e56 MG |
1732 | |
1733 | eip_addr = dt.address + (irq << 2); | |
1734 | cs_addr = dt.address + (irq << 2) + 2; | |
1735 | ||
0f65dd70 | 1736 | rc = ops->read_std(ctxt, cs_addr, &cs, 2, &ctxt->exception); |
6e154e56 MG |
1737 | if (rc != X86EMUL_CONTINUE) |
1738 | return rc; | |
1739 | ||
0f65dd70 | 1740 | rc = ops->read_std(ctxt, eip_addr, &eip, 2, &ctxt->exception); |
6e154e56 MG |
1741 | if (rc != X86EMUL_CONTINUE) |
1742 | return rc; | |
1743 | ||
7b105ca2 | 1744 | rc = load_segment_descriptor(ctxt, cs, VCPU_SREG_CS); |
6e154e56 MG |
1745 | if (rc != X86EMUL_CONTINUE) |
1746 | return rc; | |
1747 | ||
9dac77fa | 1748 | ctxt->_eip = eip; |
6e154e56 MG |
1749 | |
1750 | return rc; | |
1751 | } | |
1752 | ||
7b105ca2 | 1753 | static int emulate_int(struct x86_emulate_ctxt *ctxt, int irq) |
6e154e56 MG |
1754 | { |
1755 | switch(ctxt->mode) { | |
1756 | case X86EMUL_MODE_REAL: | |
7b105ca2 | 1757 | return emulate_int_real(ctxt, irq); |
6e154e56 MG |
1758 | case X86EMUL_MODE_VM86: |
1759 | case X86EMUL_MODE_PROT16: | |
1760 | case X86EMUL_MODE_PROT32: | |
1761 | case X86EMUL_MODE_PROT64: | |
1762 | default: | |
1763 | /* Protected mode interrupts unimplemented yet */ | |
1764 | return X86EMUL_UNHANDLEABLE; | |
1765 | } | |
1766 | } | |
1767 | ||
7b105ca2 | 1768 | static int emulate_iret_real(struct x86_emulate_ctxt *ctxt) |
38ba30ba | 1769 | { |
dde7e6d1 AK |
1770 | int rc = X86EMUL_CONTINUE; |
1771 | unsigned long temp_eip = 0; | |
1772 | unsigned long temp_eflags = 0; | |
1773 | unsigned long cs = 0; | |
1774 | unsigned long mask = EFLG_CF | EFLG_PF | EFLG_AF | EFLG_ZF | EFLG_SF | EFLG_TF | | |
1775 | EFLG_IF | EFLG_DF | EFLG_OF | EFLG_IOPL | EFLG_NT | EFLG_RF | | |
1776 | EFLG_AC | EFLG_ID | (1 << 1); /* Last one is the reserved bit */ | |
1777 | unsigned long vm86_mask = EFLG_VM | EFLG_VIF | EFLG_VIP; | |
38ba30ba | 1778 | |
dde7e6d1 | 1779 | /* TODO: Add stack limit check */ |
38ba30ba | 1780 | |
9dac77fa | 1781 | rc = emulate_pop(ctxt, &temp_eip, ctxt->op_bytes); |
38ba30ba | 1782 | |
dde7e6d1 AK |
1783 | if (rc != X86EMUL_CONTINUE) |
1784 | return rc; | |
38ba30ba | 1785 | |
35d3d4a1 AK |
1786 | if (temp_eip & ~0xffff) |
1787 | return emulate_gp(ctxt, 0); | |
38ba30ba | 1788 | |
9dac77fa | 1789 | rc = emulate_pop(ctxt, &cs, ctxt->op_bytes); |
38ba30ba | 1790 | |
dde7e6d1 AK |
1791 | if (rc != X86EMUL_CONTINUE) |
1792 | return rc; | |
38ba30ba | 1793 | |
9dac77fa | 1794 | rc = emulate_pop(ctxt, &temp_eflags, ctxt->op_bytes); |
38ba30ba | 1795 | |
dde7e6d1 AK |
1796 | if (rc != X86EMUL_CONTINUE) |
1797 | return rc; | |
38ba30ba | 1798 | |
7b105ca2 | 1799 | rc = load_segment_descriptor(ctxt, (u16)cs, VCPU_SREG_CS); |
38ba30ba | 1800 | |
dde7e6d1 AK |
1801 | if (rc != X86EMUL_CONTINUE) |
1802 | return rc; | |
38ba30ba | 1803 | |
9dac77fa | 1804 | ctxt->_eip = temp_eip; |
38ba30ba | 1805 | |
38ba30ba | 1806 | |
9dac77fa | 1807 | if (ctxt->op_bytes == 4) |
dde7e6d1 | 1808 | ctxt->eflags = ((temp_eflags & mask) | (ctxt->eflags & vm86_mask)); |
9dac77fa | 1809 | else if (ctxt->op_bytes == 2) { |
dde7e6d1 AK |
1810 | ctxt->eflags &= ~0xffff; |
1811 | ctxt->eflags |= temp_eflags; | |
38ba30ba | 1812 | } |
dde7e6d1 AK |
1813 | |
1814 | ctxt->eflags &= ~EFLG_RESERVED_ZEROS_MASK; /* Clear reserved zeros */ | |
1815 | ctxt->eflags |= EFLG_RESERVED_ONE_MASK; | |
1816 | ||
1817 | return rc; | |
38ba30ba GN |
1818 | } |
1819 | ||
e01991e7 | 1820 | static int em_iret(struct x86_emulate_ctxt *ctxt) |
c37eda13 | 1821 | { |
dde7e6d1 AK |
1822 | switch(ctxt->mode) { |
1823 | case X86EMUL_MODE_REAL: | |
7b105ca2 | 1824 | return emulate_iret_real(ctxt); |
dde7e6d1 AK |
1825 | case X86EMUL_MODE_VM86: |
1826 | case X86EMUL_MODE_PROT16: | |
1827 | case X86EMUL_MODE_PROT32: | |
1828 | case X86EMUL_MODE_PROT64: | |
c37eda13 | 1829 | default: |
dde7e6d1 AK |
1830 | /* iret from protected mode unimplemented yet */ |
1831 | return X86EMUL_UNHANDLEABLE; | |
c37eda13 | 1832 | } |
c37eda13 WY |
1833 | } |
1834 | ||
d2f62766 TY |
1835 | static int em_jmp_far(struct x86_emulate_ctxt *ctxt) |
1836 | { | |
d2f62766 TY |
1837 | int rc; |
1838 | unsigned short sel; | |
1839 | ||
9dac77fa | 1840 | memcpy(&sel, ctxt->src.valptr + ctxt->op_bytes, 2); |
d2f62766 | 1841 | |
7b105ca2 | 1842 | rc = load_segment_descriptor(ctxt, sel, VCPU_SREG_CS); |
d2f62766 TY |
1843 | if (rc != X86EMUL_CONTINUE) |
1844 | return rc; | |
1845 | ||
9dac77fa AK |
1846 | ctxt->_eip = 0; |
1847 | memcpy(&ctxt->_eip, ctxt->src.valptr, ctxt->op_bytes); | |
d2f62766 TY |
1848 | return X86EMUL_CONTINUE; |
1849 | } | |
1850 | ||
51187683 | 1851 | static int em_grp2(struct x86_emulate_ctxt *ctxt) |
8cdbd2c9 | 1852 | { |
9dac77fa | 1853 | switch (ctxt->modrm_reg) { |
8cdbd2c9 | 1854 | case 0: /* rol */ |
a31b9cea | 1855 | emulate_2op_SrcB(ctxt, "rol"); |
8cdbd2c9 LV |
1856 | break; |
1857 | case 1: /* ror */ | |
a31b9cea | 1858 | emulate_2op_SrcB(ctxt, "ror"); |
8cdbd2c9 LV |
1859 | break; |
1860 | case 2: /* rcl */ | |
a31b9cea | 1861 | emulate_2op_SrcB(ctxt, "rcl"); |
8cdbd2c9 LV |
1862 | break; |
1863 | case 3: /* rcr */ | |
a31b9cea | 1864 | emulate_2op_SrcB(ctxt, "rcr"); |
8cdbd2c9 LV |
1865 | break; |
1866 | case 4: /* sal/shl */ | |
1867 | case 6: /* sal/shl */ | |
a31b9cea | 1868 | emulate_2op_SrcB(ctxt, "sal"); |
8cdbd2c9 LV |
1869 | break; |
1870 | case 5: /* shr */ | |
a31b9cea | 1871 | emulate_2op_SrcB(ctxt, "shr"); |
8cdbd2c9 LV |
1872 | break; |
1873 | case 7: /* sar */ | |
a31b9cea | 1874 | emulate_2op_SrcB(ctxt, "sar"); |
8cdbd2c9 LV |
1875 | break; |
1876 | } | |
51187683 | 1877 | return X86EMUL_CONTINUE; |
8cdbd2c9 LV |
1878 | } |
1879 | ||
3329ece1 AK |
1880 | static int em_not(struct x86_emulate_ctxt *ctxt) |
1881 | { | |
1882 | ctxt->dst.val = ~ctxt->dst.val; | |
1883 | return X86EMUL_CONTINUE; | |
1884 | } | |
1885 | ||
1886 | static int em_neg(struct x86_emulate_ctxt *ctxt) | |
1887 | { | |
1888 | emulate_1op(ctxt, "neg"); | |
1889 | return X86EMUL_CONTINUE; | |
1890 | } | |
1891 | ||
1892 | static int em_mul_ex(struct x86_emulate_ctxt *ctxt) | |
1893 | { | |
1894 | u8 ex = 0; | |
1895 | ||
1896 | emulate_1op_rax_rdx(ctxt, "mul", ex); | |
1897 | return X86EMUL_CONTINUE; | |
1898 | } | |
1899 | ||
1900 | static int em_imul_ex(struct x86_emulate_ctxt *ctxt) | |
1901 | { | |
1902 | u8 ex = 0; | |
1903 | ||
1904 | emulate_1op_rax_rdx(ctxt, "imul", ex); | |
1905 | return X86EMUL_CONTINUE; | |
1906 | } | |
1907 | ||
1908 | static int em_div_ex(struct x86_emulate_ctxt *ctxt) | |
8cdbd2c9 | 1909 | { |
34d1f490 | 1910 | u8 de = 0; |
8cdbd2c9 | 1911 | |
3329ece1 AK |
1912 | emulate_1op_rax_rdx(ctxt, "div", de); |
1913 | if (de) | |
1914 | return emulate_de(ctxt); | |
1915 | return X86EMUL_CONTINUE; | |
1916 | } | |
1917 | ||
1918 | static int em_idiv_ex(struct x86_emulate_ctxt *ctxt) | |
1919 | { | |
1920 | u8 de = 0; | |
1921 | ||
1922 | emulate_1op_rax_rdx(ctxt, "idiv", de); | |
34d1f490 AK |
1923 | if (de) |
1924 | return emulate_de(ctxt); | |
8c5eee30 | 1925 | return X86EMUL_CONTINUE; |
8cdbd2c9 LV |
1926 | } |
1927 | ||
51187683 | 1928 | static int em_grp45(struct x86_emulate_ctxt *ctxt) |
8cdbd2c9 | 1929 | { |
4179bb02 | 1930 | int rc = X86EMUL_CONTINUE; |
8cdbd2c9 | 1931 | |
9dac77fa | 1932 | switch (ctxt->modrm_reg) { |
8cdbd2c9 | 1933 | case 0: /* inc */ |
d1eef45d | 1934 | emulate_1op(ctxt, "inc"); |
8cdbd2c9 LV |
1935 | break; |
1936 | case 1: /* dec */ | |
d1eef45d | 1937 | emulate_1op(ctxt, "dec"); |
8cdbd2c9 | 1938 | break; |
d19292e4 MG |
1939 | case 2: /* call near abs */ { |
1940 | long int old_eip; | |
9dac77fa AK |
1941 | old_eip = ctxt->_eip; |
1942 | ctxt->_eip = ctxt->src.val; | |
1943 | ctxt->src.val = old_eip; | |
4487b3b4 | 1944 | rc = em_push(ctxt); |
d19292e4 MG |
1945 | break; |
1946 | } | |
8cdbd2c9 | 1947 | case 4: /* jmp abs */ |
9dac77fa | 1948 | ctxt->_eip = ctxt->src.val; |
8cdbd2c9 | 1949 | break; |
d2f62766 TY |
1950 | case 5: /* jmp far */ |
1951 | rc = em_jmp_far(ctxt); | |
1952 | break; | |
8cdbd2c9 | 1953 | case 6: /* push */ |
4487b3b4 | 1954 | rc = em_push(ctxt); |
8cdbd2c9 | 1955 | break; |
8cdbd2c9 | 1956 | } |
4179bb02 | 1957 | return rc; |
8cdbd2c9 LV |
1958 | } |
1959 | ||
e0dac408 | 1960 | static int em_cmpxchg8b(struct x86_emulate_ctxt *ctxt) |
8cdbd2c9 | 1961 | { |
9dac77fa | 1962 | u64 old = ctxt->dst.orig_val64; |
8cdbd2c9 | 1963 | |
9dac77fa AK |
1964 | if (((u32) (old >> 0) != (u32) ctxt->regs[VCPU_REGS_RAX]) || |
1965 | ((u32) (old >> 32) != (u32) ctxt->regs[VCPU_REGS_RDX])) { | |
1966 | ctxt->regs[VCPU_REGS_RAX] = (u32) (old >> 0); | |
1967 | ctxt->regs[VCPU_REGS_RDX] = (u32) (old >> 32); | |
05f086f8 | 1968 | ctxt->eflags &= ~EFLG_ZF; |
8cdbd2c9 | 1969 | } else { |
9dac77fa AK |
1970 | ctxt->dst.val64 = ((u64)ctxt->regs[VCPU_REGS_RCX] << 32) | |
1971 | (u32) ctxt->regs[VCPU_REGS_RBX]; | |
8cdbd2c9 | 1972 | |
05f086f8 | 1973 | ctxt->eflags |= EFLG_ZF; |
8cdbd2c9 | 1974 | } |
1b30eaa8 | 1975 | return X86EMUL_CONTINUE; |
8cdbd2c9 LV |
1976 | } |
1977 | ||
ebda02c2 TY |
1978 | static int em_ret(struct x86_emulate_ctxt *ctxt) |
1979 | { | |
9dac77fa AK |
1980 | ctxt->dst.type = OP_REG; |
1981 | ctxt->dst.addr.reg = &ctxt->_eip; | |
1982 | ctxt->dst.bytes = ctxt->op_bytes; | |
ebda02c2 TY |
1983 | return em_pop(ctxt); |
1984 | } | |
1985 | ||
e01991e7 | 1986 | static int em_ret_far(struct x86_emulate_ctxt *ctxt) |
a77ab5ea | 1987 | { |
a77ab5ea AK |
1988 | int rc; |
1989 | unsigned long cs; | |
1990 | ||
9dac77fa | 1991 | rc = emulate_pop(ctxt, &ctxt->_eip, ctxt->op_bytes); |
1b30eaa8 | 1992 | if (rc != X86EMUL_CONTINUE) |
a77ab5ea | 1993 | return rc; |
9dac77fa AK |
1994 | if (ctxt->op_bytes == 4) |
1995 | ctxt->_eip = (u32)ctxt->_eip; | |
1996 | rc = emulate_pop(ctxt, &cs, ctxt->op_bytes); | |
1b30eaa8 | 1997 | if (rc != X86EMUL_CONTINUE) |
a77ab5ea | 1998 | return rc; |
7b105ca2 | 1999 | rc = load_segment_descriptor(ctxt, (u16)cs, VCPU_SREG_CS); |
a77ab5ea AK |
2000 | return rc; |
2001 | } | |
2002 | ||
e940b5c2 TY |
2003 | static int em_cmpxchg(struct x86_emulate_ctxt *ctxt) |
2004 | { | |
2005 | /* Save real source value, then compare EAX against destination. */ | |
2006 | ctxt->src.orig_val = ctxt->src.val; | |
2007 | ctxt->src.val = ctxt->regs[VCPU_REGS_RAX]; | |
2008 | emulate_2op_SrcV(ctxt, "cmp"); | |
2009 | ||
2010 | if (ctxt->eflags & EFLG_ZF) { | |
2011 | /* Success: write back to memory. */ | |
2012 | ctxt->dst.val = ctxt->src.orig_val; | |
2013 | } else { | |
2014 | /* Failure: write the value we saw to EAX. */ | |
2015 | ctxt->dst.type = OP_REG; | |
2016 | ctxt->dst.addr.reg = (unsigned long *)&ctxt->regs[VCPU_REGS_RAX]; | |
2017 | } | |
2018 | return X86EMUL_CONTINUE; | |
2019 | } | |
2020 | ||
d4b4325f | 2021 | static int em_lseg(struct x86_emulate_ctxt *ctxt) |
09b5f4d3 | 2022 | { |
d4b4325f | 2023 | int seg = ctxt->src2.val; |
09b5f4d3 WY |
2024 | unsigned short sel; |
2025 | int rc; | |
2026 | ||
9dac77fa | 2027 | memcpy(&sel, ctxt->src.valptr + ctxt->op_bytes, 2); |
09b5f4d3 | 2028 | |
7b105ca2 | 2029 | rc = load_segment_descriptor(ctxt, sel, seg); |
09b5f4d3 WY |
2030 | if (rc != X86EMUL_CONTINUE) |
2031 | return rc; | |
2032 | ||
9dac77fa | 2033 | ctxt->dst.val = ctxt->src.val; |
09b5f4d3 WY |
2034 | return rc; |
2035 | } | |
2036 | ||
7b105ca2 | 2037 | static void |
e66bb2cc | 2038 | setup_syscalls_segments(struct x86_emulate_ctxt *ctxt, |
7b105ca2 | 2039 | struct desc_struct *cs, struct desc_struct *ss) |
e66bb2cc | 2040 | { |
1aa36616 AK |
2041 | u16 selector; |
2042 | ||
79168fd1 | 2043 | memset(cs, 0, sizeof(struct desc_struct)); |
7b105ca2 | 2044 | ctxt->ops->get_segment(ctxt, &selector, cs, NULL, VCPU_SREG_CS); |
79168fd1 | 2045 | memset(ss, 0, sizeof(struct desc_struct)); |
e66bb2cc AP |
2046 | |
2047 | cs->l = 0; /* will be adjusted later */ | |
79168fd1 | 2048 | set_desc_base(cs, 0); /* flat segment */ |
e66bb2cc | 2049 | cs->g = 1; /* 4kb granularity */ |
79168fd1 | 2050 | set_desc_limit(cs, 0xfffff); /* 4GB limit */ |
e66bb2cc AP |
2051 | cs->type = 0x0b; /* Read, Execute, Accessed */ |
2052 | cs->s = 1; | |
2053 | cs->dpl = 0; /* will be adjusted later */ | |
79168fd1 GN |
2054 | cs->p = 1; |
2055 | cs->d = 1; | |
e66bb2cc | 2056 | |
79168fd1 GN |
2057 | set_desc_base(ss, 0); /* flat segment */ |
2058 | set_desc_limit(ss, 0xfffff); /* 4GB limit */ | |
e66bb2cc AP |
2059 | ss->g = 1; /* 4kb granularity */ |
2060 | ss->s = 1; | |
2061 | ss->type = 0x03; /* Read/Write, Accessed */ | |
79168fd1 | 2062 | ss->d = 1; /* 32bit stack segment */ |
e66bb2cc | 2063 | ss->dpl = 0; |
79168fd1 | 2064 | ss->p = 1; |
e66bb2cc AP |
2065 | } |
2066 | ||
1a18a69b AK |
2067 | static bool vendor_intel(struct x86_emulate_ctxt *ctxt) |
2068 | { | |
2069 | u32 eax, ebx, ecx, edx; | |
2070 | ||
2071 | eax = ecx = 0; | |
0017f93a AK |
2072 | ctxt->ops->get_cpuid(ctxt, &eax, &ebx, &ecx, &edx); |
2073 | return ebx == X86EMUL_CPUID_VENDOR_GenuineIntel_ebx | |
1a18a69b AK |
2074 | && ecx == X86EMUL_CPUID_VENDOR_GenuineIntel_ecx |
2075 | && edx == X86EMUL_CPUID_VENDOR_GenuineIntel_edx; | |
2076 | } | |
2077 | ||
c2226fc9 SB |
2078 | static bool em_syscall_is_enabled(struct x86_emulate_ctxt *ctxt) |
2079 | { | |
2080 | struct x86_emulate_ops *ops = ctxt->ops; | |
2081 | u32 eax, ebx, ecx, edx; | |
2082 | ||
2083 | /* | |
2084 | * syscall should always be enabled in longmode - so only become | |
2085 | * vendor specific (cpuid) if other modes are active... | |
2086 | */ | |
2087 | if (ctxt->mode == X86EMUL_MODE_PROT64) | |
2088 | return true; | |
2089 | ||
2090 | eax = 0x00000000; | |
2091 | ecx = 0x00000000; | |
0017f93a AK |
2092 | ops->get_cpuid(ctxt, &eax, &ebx, &ecx, &edx); |
2093 | /* | |
2094 | * Intel ("GenuineIntel") | |
2095 | * remark: Intel CPUs only support "syscall" in 64bit | |
2096 | * longmode. Also an 64bit guest with a | |
2097 | * 32bit compat-app running will #UD !! While this | |
2098 | * behaviour can be fixed (by emulating) into AMD | |
2099 | * response - CPUs of AMD can't behave like Intel. | |
2100 | */ | |
2101 | if (ebx == X86EMUL_CPUID_VENDOR_GenuineIntel_ebx && | |
2102 | ecx == X86EMUL_CPUID_VENDOR_GenuineIntel_ecx && | |
2103 | edx == X86EMUL_CPUID_VENDOR_GenuineIntel_edx) | |
2104 | return false; | |
2105 | ||
2106 | /* AMD ("AuthenticAMD") */ | |
2107 | if (ebx == X86EMUL_CPUID_VENDOR_AuthenticAMD_ebx && | |
2108 | ecx == X86EMUL_CPUID_VENDOR_AuthenticAMD_ecx && | |
2109 | edx == X86EMUL_CPUID_VENDOR_AuthenticAMD_edx) | |
2110 | return true; | |
2111 | ||
2112 | /* AMD ("AMDisbetter!") */ | |
2113 | if (ebx == X86EMUL_CPUID_VENDOR_AMDisbetterI_ebx && | |
2114 | ecx == X86EMUL_CPUID_VENDOR_AMDisbetterI_ecx && | |
2115 | edx == X86EMUL_CPUID_VENDOR_AMDisbetterI_edx) | |
2116 | return true; | |
c2226fc9 SB |
2117 | |
2118 | /* default: (not Intel, not AMD), apply Intel's stricter rules... */ | |
2119 | return false; | |
2120 | } | |
2121 | ||
e01991e7 | 2122 | static int em_syscall(struct x86_emulate_ctxt *ctxt) |
e66bb2cc | 2123 | { |
7b105ca2 | 2124 | struct x86_emulate_ops *ops = ctxt->ops; |
79168fd1 | 2125 | struct desc_struct cs, ss; |
e66bb2cc | 2126 | u64 msr_data; |
79168fd1 | 2127 | u16 cs_sel, ss_sel; |
c2ad2bb3 | 2128 | u64 efer = 0; |
e66bb2cc AP |
2129 | |
2130 | /* syscall is not available in real mode */ | |
2e901c4c | 2131 | if (ctxt->mode == X86EMUL_MODE_REAL || |
35d3d4a1 AK |
2132 | ctxt->mode == X86EMUL_MODE_VM86) |
2133 | return emulate_ud(ctxt); | |
e66bb2cc | 2134 | |
c2226fc9 SB |
2135 | if (!(em_syscall_is_enabled(ctxt))) |
2136 | return emulate_ud(ctxt); | |
2137 | ||
c2ad2bb3 | 2138 | ops->get_msr(ctxt, MSR_EFER, &efer); |
7b105ca2 | 2139 | setup_syscalls_segments(ctxt, &cs, &ss); |
e66bb2cc | 2140 | |
c2226fc9 SB |
2141 | if (!(efer & EFER_SCE)) |
2142 | return emulate_ud(ctxt); | |
2143 | ||
717746e3 | 2144 | ops->get_msr(ctxt, MSR_STAR, &msr_data); |
e66bb2cc | 2145 | msr_data >>= 32; |
79168fd1 GN |
2146 | cs_sel = (u16)(msr_data & 0xfffc); |
2147 | ss_sel = (u16)(msr_data + 8); | |
e66bb2cc | 2148 | |
c2ad2bb3 | 2149 | if (efer & EFER_LMA) { |
79168fd1 | 2150 | cs.d = 0; |
e66bb2cc AP |
2151 | cs.l = 1; |
2152 | } | |
1aa36616 AK |
2153 | ops->set_segment(ctxt, cs_sel, &cs, 0, VCPU_SREG_CS); |
2154 | ops->set_segment(ctxt, ss_sel, &ss, 0, VCPU_SREG_SS); | |
e66bb2cc | 2155 | |
9dac77fa | 2156 | ctxt->regs[VCPU_REGS_RCX] = ctxt->_eip; |
c2ad2bb3 | 2157 | if (efer & EFER_LMA) { |
e66bb2cc | 2158 | #ifdef CONFIG_X86_64 |
9dac77fa | 2159 | ctxt->regs[VCPU_REGS_R11] = ctxt->eflags & ~EFLG_RF; |
e66bb2cc | 2160 | |
717746e3 | 2161 | ops->get_msr(ctxt, |
3fb1b5db GN |
2162 | ctxt->mode == X86EMUL_MODE_PROT64 ? |
2163 | MSR_LSTAR : MSR_CSTAR, &msr_data); | |
9dac77fa | 2164 | ctxt->_eip = msr_data; |
e66bb2cc | 2165 | |
717746e3 | 2166 | ops->get_msr(ctxt, MSR_SYSCALL_MASK, &msr_data); |
e66bb2cc AP |
2167 | ctxt->eflags &= ~(msr_data | EFLG_RF); |
2168 | #endif | |
2169 | } else { | |
2170 | /* legacy mode */ | |
717746e3 | 2171 | ops->get_msr(ctxt, MSR_STAR, &msr_data); |
9dac77fa | 2172 | ctxt->_eip = (u32)msr_data; |
e66bb2cc AP |
2173 | |
2174 | ctxt->eflags &= ~(EFLG_VM | EFLG_IF | EFLG_RF); | |
2175 | } | |
2176 | ||
e54cfa97 | 2177 | return X86EMUL_CONTINUE; |
e66bb2cc AP |
2178 | } |
2179 | ||
e01991e7 | 2180 | static int em_sysenter(struct x86_emulate_ctxt *ctxt) |
8c604352 | 2181 | { |
7b105ca2 | 2182 | struct x86_emulate_ops *ops = ctxt->ops; |
79168fd1 | 2183 | struct desc_struct cs, ss; |
8c604352 | 2184 | u64 msr_data; |
79168fd1 | 2185 | u16 cs_sel, ss_sel; |
c2ad2bb3 | 2186 | u64 efer = 0; |
8c604352 | 2187 | |
7b105ca2 | 2188 | ops->get_msr(ctxt, MSR_EFER, &efer); |
a0044755 | 2189 | /* inject #GP if in real mode */ |
35d3d4a1 AK |
2190 | if (ctxt->mode == X86EMUL_MODE_REAL) |
2191 | return emulate_gp(ctxt, 0); | |
8c604352 | 2192 | |
1a18a69b AK |
2193 | /* |
2194 | * Not recognized on AMD in compat mode (but is recognized in legacy | |
2195 | * mode). | |
2196 | */ | |
2197 | if ((ctxt->mode == X86EMUL_MODE_PROT32) && (efer & EFER_LMA) | |
2198 | && !vendor_intel(ctxt)) | |
2199 | return emulate_ud(ctxt); | |
2200 | ||
8c604352 AP |
2201 | /* XXX sysenter/sysexit have not been tested in 64bit mode. |
2202 | * Therefore, we inject an #UD. | |
2203 | */ | |
35d3d4a1 AK |
2204 | if (ctxt->mode == X86EMUL_MODE_PROT64) |
2205 | return emulate_ud(ctxt); | |
8c604352 | 2206 | |
7b105ca2 | 2207 | setup_syscalls_segments(ctxt, &cs, &ss); |
8c604352 | 2208 | |
717746e3 | 2209 | ops->get_msr(ctxt, MSR_IA32_SYSENTER_CS, &msr_data); |
8c604352 AP |
2210 | switch (ctxt->mode) { |
2211 | case X86EMUL_MODE_PROT32: | |
35d3d4a1 AK |
2212 | if ((msr_data & 0xfffc) == 0x0) |
2213 | return emulate_gp(ctxt, 0); | |
8c604352 AP |
2214 | break; |
2215 | case X86EMUL_MODE_PROT64: | |
35d3d4a1 AK |
2216 | if (msr_data == 0x0) |
2217 | return emulate_gp(ctxt, 0); | |
8c604352 AP |
2218 | break; |
2219 | } | |
2220 | ||
2221 | ctxt->eflags &= ~(EFLG_VM | EFLG_IF | EFLG_RF); | |
79168fd1 GN |
2222 | cs_sel = (u16)msr_data; |
2223 | cs_sel &= ~SELECTOR_RPL_MASK; | |
2224 | ss_sel = cs_sel + 8; | |
2225 | ss_sel &= ~SELECTOR_RPL_MASK; | |
c2ad2bb3 | 2226 | if (ctxt->mode == X86EMUL_MODE_PROT64 || (efer & EFER_LMA)) { |
79168fd1 | 2227 | cs.d = 0; |
8c604352 AP |
2228 | cs.l = 1; |
2229 | } | |
2230 | ||
1aa36616 AK |
2231 | ops->set_segment(ctxt, cs_sel, &cs, 0, VCPU_SREG_CS); |
2232 | ops->set_segment(ctxt, ss_sel, &ss, 0, VCPU_SREG_SS); | |
8c604352 | 2233 | |
717746e3 | 2234 | ops->get_msr(ctxt, MSR_IA32_SYSENTER_EIP, &msr_data); |
9dac77fa | 2235 | ctxt->_eip = msr_data; |
8c604352 | 2236 | |
717746e3 | 2237 | ops->get_msr(ctxt, MSR_IA32_SYSENTER_ESP, &msr_data); |
9dac77fa | 2238 | ctxt->regs[VCPU_REGS_RSP] = msr_data; |
8c604352 | 2239 | |
e54cfa97 | 2240 | return X86EMUL_CONTINUE; |
8c604352 AP |
2241 | } |
2242 | ||
e01991e7 | 2243 | static int em_sysexit(struct x86_emulate_ctxt *ctxt) |
4668f050 | 2244 | { |
7b105ca2 | 2245 | struct x86_emulate_ops *ops = ctxt->ops; |
79168fd1 | 2246 | struct desc_struct cs, ss; |
4668f050 AP |
2247 | u64 msr_data; |
2248 | int usermode; | |
1249b96e | 2249 | u16 cs_sel = 0, ss_sel = 0; |
4668f050 | 2250 | |
a0044755 GN |
2251 | /* inject #GP if in real mode or Virtual 8086 mode */ |
2252 | if (ctxt->mode == X86EMUL_MODE_REAL || | |
35d3d4a1 AK |
2253 | ctxt->mode == X86EMUL_MODE_VM86) |
2254 | return emulate_gp(ctxt, 0); | |
4668f050 | 2255 | |
7b105ca2 | 2256 | setup_syscalls_segments(ctxt, &cs, &ss); |
4668f050 | 2257 | |
9dac77fa | 2258 | if ((ctxt->rex_prefix & 0x8) != 0x0) |
4668f050 AP |
2259 | usermode = X86EMUL_MODE_PROT64; |
2260 | else | |
2261 | usermode = X86EMUL_MODE_PROT32; | |
2262 | ||
2263 | cs.dpl = 3; | |
2264 | ss.dpl = 3; | |
717746e3 | 2265 | ops->get_msr(ctxt, MSR_IA32_SYSENTER_CS, &msr_data); |
4668f050 AP |
2266 | switch (usermode) { |
2267 | case X86EMUL_MODE_PROT32: | |
79168fd1 | 2268 | cs_sel = (u16)(msr_data + 16); |
35d3d4a1 AK |
2269 | if ((msr_data & 0xfffc) == 0x0) |
2270 | return emulate_gp(ctxt, 0); | |
79168fd1 | 2271 | ss_sel = (u16)(msr_data + 24); |
4668f050 AP |
2272 | break; |
2273 | case X86EMUL_MODE_PROT64: | |
79168fd1 | 2274 | cs_sel = (u16)(msr_data + 32); |
35d3d4a1 AK |
2275 | if (msr_data == 0x0) |
2276 | return emulate_gp(ctxt, 0); | |
79168fd1 GN |
2277 | ss_sel = cs_sel + 8; |
2278 | cs.d = 0; | |
4668f050 AP |
2279 | cs.l = 1; |
2280 | break; | |
2281 | } | |
79168fd1 GN |
2282 | cs_sel |= SELECTOR_RPL_MASK; |
2283 | ss_sel |= SELECTOR_RPL_MASK; | |
4668f050 | 2284 | |
1aa36616 AK |
2285 | ops->set_segment(ctxt, cs_sel, &cs, 0, VCPU_SREG_CS); |
2286 | ops->set_segment(ctxt, ss_sel, &ss, 0, VCPU_SREG_SS); | |
4668f050 | 2287 | |
9dac77fa AK |
2288 | ctxt->_eip = ctxt->regs[VCPU_REGS_RDX]; |
2289 | ctxt->regs[VCPU_REGS_RSP] = ctxt->regs[VCPU_REGS_RCX]; | |
4668f050 | 2290 | |
e54cfa97 | 2291 | return X86EMUL_CONTINUE; |
4668f050 AP |
2292 | } |
2293 | ||
7b105ca2 | 2294 | static bool emulator_bad_iopl(struct x86_emulate_ctxt *ctxt) |
f850e2e6 GN |
2295 | { |
2296 | int iopl; | |
2297 | if (ctxt->mode == X86EMUL_MODE_REAL) | |
2298 | return false; | |
2299 | if (ctxt->mode == X86EMUL_MODE_VM86) | |
2300 | return true; | |
2301 | iopl = (ctxt->eflags & X86_EFLAGS_IOPL) >> IOPL_SHIFT; | |
7b105ca2 | 2302 | return ctxt->ops->cpl(ctxt) > iopl; |
f850e2e6 GN |
2303 | } |
2304 | ||
2305 | static bool emulator_io_port_access_allowed(struct x86_emulate_ctxt *ctxt, | |
f850e2e6 GN |
2306 | u16 port, u16 len) |
2307 | { | |
7b105ca2 | 2308 | struct x86_emulate_ops *ops = ctxt->ops; |
79168fd1 | 2309 | struct desc_struct tr_seg; |
5601d05b | 2310 | u32 base3; |
f850e2e6 | 2311 | int r; |
1aa36616 | 2312 | u16 tr, io_bitmap_ptr, perm, bit_idx = port & 0x7; |
f850e2e6 | 2313 | unsigned mask = (1 << len) - 1; |
5601d05b | 2314 | unsigned long base; |
f850e2e6 | 2315 | |
1aa36616 | 2316 | ops->get_segment(ctxt, &tr, &tr_seg, &base3, VCPU_SREG_TR); |
79168fd1 | 2317 | if (!tr_seg.p) |
f850e2e6 | 2318 | return false; |
79168fd1 | 2319 | if (desc_limit_scaled(&tr_seg) < 103) |
f850e2e6 | 2320 | return false; |
5601d05b GN |
2321 | base = get_desc_base(&tr_seg); |
2322 | #ifdef CONFIG_X86_64 | |
2323 | base |= ((u64)base3) << 32; | |
2324 | #endif | |
0f65dd70 | 2325 | r = ops->read_std(ctxt, base + 102, &io_bitmap_ptr, 2, NULL); |
f850e2e6 GN |
2326 | if (r != X86EMUL_CONTINUE) |
2327 | return false; | |
79168fd1 | 2328 | if (io_bitmap_ptr + port/8 > desc_limit_scaled(&tr_seg)) |
f850e2e6 | 2329 | return false; |
0f65dd70 | 2330 | r = ops->read_std(ctxt, base + io_bitmap_ptr + port/8, &perm, 2, NULL); |
f850e2e6 GN |
2331 | if (r != X86EMUL_CONTINUE) |
2332 | return false; | |
2333 | if ((perm >> bit_idx) & mask) | |
2334 | return false; | |
2335 | return true; | |
2336 | } | |
2337 | ||
2338 | static bool emulator_io_permited(struct x86_emulate_ctxt *ctxt, | |
f850e2e6 GN |
2339 | u16 port, u16 len) |
2340 | { | |
4fc40f07 GN |
2341 | if (ctxt->perm_ok) |
2342 | return true; | |
2343 | ||
7b105ca2 TY |
2344 | if (emulator_bad_iopl(ctxt)) |
2345 | if (!emulator_io_port_access_allowed(ctxt, port, len)) | |
f850e2e6 | 2346 | return false; |
4fc40f07 GN |
2347 | |
2348 | ctxt->perm_ok = true; | |
2349 | ||
f850e2e6 GN |
2350 | return true; |
2351 | } | |
2352 | ||
38ba30ba | 2353 | static void save_state_to_tss16(struct x86_emulate_ctxt *ctxt, |
38ba30ba GN |
2354 | struct tss_segment_16 *tss) |
2355 | { | |
9dac77fa | 2356 | tss->ip = ctxt->_eip; |
38ba30ba | 2357 | tss->flag = ctxt->eflags; |
9dac77fa AK |
2358 | tss->ax = ctxt->regs[VCPU_REGS_RAX]; |
2359 | tss->cx = ctxt->regs[VCPU_REGS_RCX]; | |
2360 | tss->dx = ctxt->regs[VCPU_REGS_RDX]; | |
2361 | tss->bx = ctxt->regs[VCPU_REGS_RBX]; | |
2362 | tss->sp = ctxt->regs[VCPU_REGS_RSP]; | |
2363 | tss->bp = ctxt->regs[VCPU_REGS_RBP]; | |
2364 | tss->si = ctxt->regs[VCPU_REGS_RSI]; | |
2365 | tss->di = ctxt->regs[VCPU_REGS_RDI]; | |
38ba30ba | 2366 | |
1aa36616 AK |
2367 | tss->es = get_segment_selector(ctxt, VCPU_SREG_ES); |
2368 | tss->cs = get_segment_selector(ctxt, VCPU_SREG_CS); | |
2369 | tss->ss = get_segment_selector(ctxt, VCPU_SREG_SS); | |
2370 | tss->ds = get_segment_selector(ctxt, VCPU_SREG_DS); | |
2371 | tss->ldt = get_segment_selector(ctxt, VCPU_SREG_LDTR); | |
38ba30ba GN |
2372 | } |
2373 | ||
2374 | static int load_state_from_tss16(struct x86_emulate_ctxt *ctxt, | |
38ba30ba GN |
2375 | struct tss_segment_16 *tss) |
2376 | { | |
38ba30ba GN |
2377 | int ret; |
2378 | ||
9dac77fa | 2379 | ctxt->_eip = tss->ip; |
38ba30ba | 2380 | ctxt->eflags = tss->flag | 2; |
9dac77fa AK |
2381 | ctxt->regs[VCPU_REGS_RAX] = tss->ax; |
2382 | ctxt->regs[VCPU_REGS_RCX] = tss->cx; | |
2383 | ctxt->regs[VCPU_REGS_RDX] = tss->dx; | |
2384 | ctxt->regs[VCPU_REGS_RBX] = tss->bx; | |
2385 | ctxt->regs[VCPU_REGS_RSP] = tss->sp; | |
2386 | ctxt->regs[VCPU_REGS_RBP] = tss->bp; | |
2387 | ctxt->regs[VCPU_REGS_RSI] = tss->si; | |
2388 | ctxt->regs[VCPU_REGS_RDI] = tss->di; | |
38ba30ba GN |
2389 | |
2390 | /* | |
2391 | * SDM says that segment selectors are loaded before segment | |
2392 | * descriptors | |
2393 | */ | |
1aa36616 AK |
2394 | set_segment_selector(ctxt, tss->ldt, VCPU_SREG_LDTR); |
2395 | set_segment_selector(ctxt, tss->es, VCPU_SREG_ES); | |
2396 | set_segment_selector(ctxt, tss->cs, VCPU_SREG_CS); | |
2397 | set_segment_selector(ctxt, tss->ss, VCPU_SREG_SS); | |
2398 | set_segment_selector(ctxt, tss->ds, VCPU_SREG_DS); | |
38ba30ba GN |
2399 | |
2400 | /* | |
2401 | * Now load segment descriptors. If fault happenes at this stage | |
2402 | * it is handled in a context of new task | |
2403 | */ | |
7b105ca2 | 2404 | ret = load_segment_descriptor(ctxt, tss->ldt, VCPU_SREG_LDTR); |
38ba30ba GN |
2405 | if (ret != X86EMUL_CONTINUE) |
2406 | return ret; | |
7b105ca2 | 2407 | ret = load_segment_descriptor(ctxt, tss->es, VCPU_SREG_ES); |
38ba30ba GN |
2408 | if (ret != X86EMUL_CONTINUE) |
2409 | return ret; | |
7b105ca2 | 2410 | ret = load_segment_descriptor(ctxt, tss->cs, VCPU_SREG_CS); |
38ba30ba GN |
2411 | if (ret != X86EMUL_CONTINUE) |
2412 | return ret; | |
7b105ca2 | 2413 | ret = load_segment_descriptor(ctxt, tss->ss, VCPU_SREG_SS); |
38ba30ba GN |
2414 | if (ret != X86EMUL_CONTINUE) |
2415 | return ret; | |
7b105ca2 | 2416 | ret = load_segment_descriptor(ctxt, tss->ds, VCPU_SREG_DS); |
38ba30ba GN |
2417 | if (ret != X86EMUL_CONTINUE) |
2418 | return ret; | |
2419 | ||
2420 | return X86EMUL_CONTINUE; | |
2421 | } | |
2422 | ||
2423 | static int task_switch_16(struct x86_emulate_ctxt *ctxt, | |
38ba30ba GN |
2424 | u16 tss_selector, u16 old_tss_sel, |
2425 | ulong old_tss_base, struct desc_struct *new_desc) | |
2426 | { | |
7b105ca2 | 2427 | struct x86_emulate_ops *ops = ctxt->ops; |
38ba30ba GN |
2428 | struct tss_segment_16 tss_seg; |
2429 | int ret; | |
bcc55cba | 2430 | u32 new_tss_base = get_desc_base(new_desc); |
38ba30ba | 2431 | |
0f65dd70 | 2432 | ret = ops->read_std(ctxt, old_tss_base, &tss_seg, sizeof tss_seg, |
bcc55cba | 2433 | &ctxt->exception); |
db297e3d | 2434 | if (ret != X86EMUL_CONTINUE) |
38ba30ba | 2435 | /* FIXME: need to provide precise fault address */ |
38ba30ba | 2436 | return ret; |
38ba30ba | 2437 | |
7b105ca2 | 2438 | save_state_to_tss16(ctxt, &tss_seg); |
38ba30ba | 2439 | |
0f65dd70 | 2440 | ret = ops->write_std(ctxt, old_tss_base, &tss_seg, sizeof tss_seg, |
bcc55cba | 2441 | &ctxt->exception); |
db297e3d | 2442 | if (ret != X86EMUL_CONTINUE) |
38ba30ba | 2443 | /* FIXME: need to provide precise fault address */ |
38ba30ba | 2444 | return ret; |
38ba30ba | 2445 | |
0f65dd70 | 2446 | ret = ops->read_std(ctxt, new_tss_base, &tss_seg, sizeof tss_seg, |
bcc55cba | 2447 | &ctxt->exception); |
db297e3d | 2448 | if (ret != X86EMUL_CONTINUE) |
38ba30ba | 2449 | /* FIXME: need to provide precise fault address */ |
38ba30ba | 2450 | return ret; |
38ba30ba GN |
2451 | |
2452 | if (old_tss_sel != 0xffff) { | |
2453 | tss_seg.prev_task_link = old_tss_sel; | |
2454 | ||
0f65dd70 | 2455 | ret = ops->write_std(ctxt, new_tss_base, |
38ba30ba GN |
2456 | &tss_seg.prev_task_link, |
2457 | sizeof tss_seg.prev_task_link, | |
0f65dd70 | 2458 | &ctxt->exception); |
db297e3d | 2459 | if (ret != X86EMUL_CONTINUE) |
38ba30ba | 2460 | /* FIXME: need to provide precise fault address */ |
38ba30ba | 2461 | return ret; |
38ba30ba GN |
2462 | } |
2463 | ||
7b105ca2 | 2464 | return load_state_from_tss16(ctxt, &tss_seg); |
38ba30ba GN |
2465 | } |
2466 | ||
2467 | static void save_state_to_tss32(struct x86_emulate_ctxt *ctxt, | |
38ba30ba GN |
2468 | struct tss_segment_32 *tss) |
2469 | { | |
7b105ca2 | 2470 | tss->cr3 = ctxt->ops->get_cr(ctxt, 3); |
9dac77fa | 2471 | tss->eip = ctxt->_eip; |
38ba30ba | 2472 | tss->eflags = ctxt->eflags; |
9dac77fa AK |
2473 | tss->eax = ctxt->regs[VCPU_REGS_RAX]; |
2474 | tss->ecx = ctxt->regs[VCPU_REGS_RCX]; | |
2475 | tss->edx = ctxt->regs[VCPU_REGS_RDX]; | |
2476 | tss->ebx = ctxt->regs[VCPU_REGS_RBX]; | |
2477 | tss->esp = ctxt->regs[VCPU_REGS_RSP]; | |
2478 | tss->ebp = ctxt->regs[VCPU_REGS_RBP]; | |
2479 | tss->esi = ctxt->regs[VCPU_REGS_RSI]; | |
2480 | tss->edi = ctxt->regs[VCPU_REGS_RDI]; | |
38ba30ba | 2481 | |
1aa36616 AK |
2482 | tss->es = get_segment_selector(ctxt, VCPU_SREG_ES); |
2483 | tss->cs = get_segment_selector(ctxt, VCPU_SREG_CS); | |
2484 | tss->ss = get_segment_selector(ctxt, VCPU_SREG_SS); | |
2485 | tss->ds = get_segment_selector(ctxt, VCPU_SREG_DS); | |
2486 | tss->fs = get_segment_selector(ctxt, VCPU_SREG_FS); | |
2487 | tss->gs = get_segment_selector(ctxt, VCPU_SREG_GS); | |
2488 | tss->ldt_selector = get_segment_selector(ctxt, VCPU_SREG_LDTR); | |
38ba30ba GN |
2489 | } |
2490 | ||
2491 | static int load_state_from_tss32(struct x86_emulate_ctxt *ctxt, | |
38ba30ba GN |
2492 | struct tss_segment_32 *tss) |
2493 | { | |
38ba30ba GN |
2494 | int ret; |
2495 | ||
7b105ca2 | 2496 | if (ctxt->ops->set_cr(ctxt, 3, tss->cr3)) |
35d3d4a1 | 2497 | return emulate_gp(ctxt, 0); |
9dac77fa | 2498 | ctxt->_eip = tss->eip; |
38ba30ba | 2499 | ctxt->eflags = tss->eflags | 2; |
4cee4798 KW |
2500 | |
2501 | /* General purpose registers */ | |
9dac77fa AK |
2502 | ctxt->regs[VCPU_REGS_RAX] = tss->eax; |
2503 | ctxt->regs[VCPU_REGS_RCX] = tss->ecx; | |
2504 | ctxt->regs[VCPU_REGS_RDX] = tss->edx; | |
2505 | ctxt->regs[VCPU_REGS_RBX] = tss->ebx; | |
2506 | ctxt->regs[VCPU_REGS_RSP] = tss->esp; | |
2507 | ctxt->regs[VCPU_REGS_RBP] = tss->ebp; | |
2508 | ctxt->regs[VCPU_REGS_RSI] = tss->esi; | |
2509 | ctxt->regs[VCPU_REGS_RDI] = tss->edi; | |
38ba30ba GN |
2510 | |
2511 | /* | |
2512 | * SDM says that segment selectors are loaded before segment | |
2513 | * descriptors | |
2514 | */ | |
1aa36616 AK |
2515 | set_segment_selector(ctxt, tss->ldt_selector, VCPU_SREG_LDTR); |
2516 | set_segment_selector(ctxt, tss->es, VCPU_SREG_ES); | |
2517 | set_segment_selector(ctxt, tss->cs, VCPU_SREG_CS); | |
2518 | set_segment_selector(ctxt, tss->ss, VCPU_SREG_SS); | |
2519 | set_segment_selector(ctxt, tss->ds, VCPU_SREG_DS); | |
2520 | set_segment_selector(ctxt, tss->fs, VCPU_SREG_FS); | |
2521 | set_segment_selector(ctxt, tss->gs, VCPU_SREG_GS); | |
38ba30ba | 2522 | |
4cee4798 KW |
2523 | /* |
2524 | * If we're switching between Protected Mode and VM86, we need to make | |
2525 | * sure to update the mode before loading the segment descriptors so | |
2526 | * that the selectors are interpreted correctly. | |
2527 | * | |
2528 | * Need to get rflags to the vcpu struct immediately because it | |
2529 | * influences the CPL which is checked at least when loading the segment | |
2530 | * descriptors and when pushing an error code to the new kernel stack. | |
2531 | * | |
2532 | * TODO Introduce a separate ctxt->ops->set_cpl callback | |
2533 | */ | |
2534 | if (ctxt->eflags & X86_EFLAGS_VM) | |
2535 | ctxt->mode = X86EMUL_MODE_VM86; | |
2536 | else | |
2537 | ctxt->mode = X86EMUL_MODE_PROT32; | |
2538 | ||
2539 | ctxt->ops->set_rflags(ctxt, ctxt->eflags); | |
2540 | ||
38ba30ba GN |
2541 | /* |
2542 | * Now load segment descriptors. If fault happenes at this stage | |
2543 | * it is handled in a context of new task | |
2544 | */ | |
7b105ca2 | 2545 | ret = load_segment_descriptor(ctxt, tss->ldt_selector, VCPU_SREG_LDTR); |
38ba30ba GN |
2546 | if (ret != X86EMUL_CONTINUE) |
2547 | return ret; | |
7b105ca2 | 2548 | ret = load_segment_descriptor(ctxt, tss->es, VCPU_SREG_ES); |
38ba30ba GN |
2549 | if (ret != X86EMUL_CONTINUE) |
2550 | return ret; | |
7b105ca2 | 2551 | ret = load_segment_descriptor(ctxt, tss->cs, VCPU_SREG_CS); |
38ba30ba GN |
2552 | if (ret != X86EMUL_CONTINUE) |
2553 | return ret; | |
7b105ca2 | 2554 | ret = load_segment_descriptor(ctxt, tss->ss, VCPU_SREG_SS); |
38ba30ba GN |
2555 | if (ret != X86EMUL_CONTINUE) |
2556 | return ret; | |
7b105ca2 | 2557 | ret = load_segment_descriptor(ctxt, tss->ds, VCPU_SREG_DS); |
38ba30ba GN |
2558 | if (ret != X86EMUL_CONTINUE) |
2559 | return ret; | |
7b105ca2 | 2560 | ret = load_segment_descriptor(ctxt, tss->fs, VCPU_SREG_FS); |
38ba30ba GN |
2561 | if (ret != X86EMUL_CONTINUE) |
2562 | return ret; | |
7b105ca2 | 2563 | ret = load_segment_descriptor(ctxt, tss->gs, VCPU_SREG_GS); |
38ba30ba GN |
2564 | if (ret != X86EMUL_CONTINUE) |
2565 | return ret; | |
2566 | ||
2567 | return X86EMUL_CONTINUE; | |
2568 | } | |
2569 | ||
2570 | static int task_switch_32(struct x86_emulate_ctxt *ctxt, | |
38ba30ba GN |
2571 | u16 tss_selector, u16 old_tss_sel, |
2572 | ulong old_tss_base, struct desc_struct *new_desc) | |
2573 | { | |
7b105ca2 | 2574 | struct x86_emulate_ops *ops = ctxt->ops; |
38ba30ba GN |
2575 | struct tss_segment_32 tss_seg; |
2576 | int ret; | |
bcc55cba | 2577 | u32 new_tss_base = get_desc_base(new_desc); |
38ba30ba | 2578 | |
0f65dd70 | 2579 | ret = ops->read_std(ctxt, old_tss_base, &tss_seg, sizeof tss_seg, |
bcc55cba | 2580 | &ctxt->exception); |
db297e3d | 2581 | if (ret != X86EMUL_CONTINUE) |
38ba30ba | 2582 | /* FIXME: need to provide precise fault address */ |
38ba30ba | 2583 | return ret; |
38ba30ba | 2584 | |
7b105ca2 | 2585 | save_state_to_tss32(ctxt, &tss_seg); |
38ba30ba | 2586 | |
0f65dd70 | 2587 | ret = ops->write_std(ctxt, old_tss_base, &tss_seg, sizeof tss_seg, |
bcc55cba | 2588 | &ctxt->exception); |
db297e3d | 2589 | if (ret != X86EMUL_CONTINUE) |
38ba30ba | 2590 | /* FIXME: need to provide precise fault address */ |
38ba30ba | 2591 | return ret; |
38ba30ba | 2592 | |
0f65dd70 | 2593 | ret = ops->read_std(ctxt, new_tss_base, &tss_seg, sizeof tss_seg, |
bcc55cba | 2594 | &ctxt->exception); |
db297e3d | 2595 | if (ret != X86EMUL_CONTINUE) |
38ba30ba | 2596 | /* FIXME: need to provide precise fault address */ |
38ba30ba | 2597 | return ret; |
38ba30ba GN |
2598 | |
2599 | if (old_tss_sel != 0xffff) { | |
2600 | tss_seg.prev_task_link = old_tss_sel; | |
2601 | ||
0f65dd70 | 2602 | ret = ops->write_std(ctxt, new_tss_base, |
38ba30ba GN |
2603 | &tss_seg.prev_task_link, |
2604 | sizeof tss_seg.prev_task_link, | |
0f65dd70 | 2605 | &ctxt->exception); |
db297e3d | 2606 | if (ret != X86EMUL_CONTINUE) |
38ba30ba | 2607 | /* FIXME: need to provide precise fault address */ |
38ba30ba | 2608 | return ret; |
38ba30ba GN |
2609 | } |
2610 | ||
7b105ca2 | 2611 | return load_state_from_tss32(ctxt, &tss_seg); |
38ba30ba GN |
2612 | } |
2613 | ||
2614 | static int emulator_do_task_switch(struct x86_emulate_ctxt *ctxt, | |
7f3d35fd | 2615 | u16 tss_selector, int idt_index, int reason, |
e269fb21 | 2616 | bool has_error_code, u32 error_code) |
38ba30ba | 2617 | { |
7b105ca2 | 2618 | struct x86_emulate_ops *ops = ctxt->ops; |
38ba30ba GN |
2619 | struct desc_struct curr_tss_desc, next_tss_desc; |
2620 | int ret; | |
1aa36616 | 2621 | u16 old_tss_sel = get_segment_selector(ctxt, VCPU_SREG_TR); |
38ba30ba | 2622 | ulong old_tss_base = |
4bff1e86 | 2623 | ops->get_cached_segment_base(ctxt, VCPU_SREG_TR); |
ceffb459 | 2624 | u32 desc_limit; |
e919464b | 2625 | ulong desc_addr; |
38ba30ba GN |
2626 | |
2627 | /* FIXME: old_tss_base == ~0 ? */ | |
2628 | ||
e919464b | 2629 | ret = read_segment_descriptor(ctxt, tss_selector, &next_tss_desc, &desc_addr); |
38ba30ba GN |
2630 | if (ret != X86EMUL_CONTINUE) |
2631 | return ret; | |
e919464b | 2632 | ret = read_segment_descriptor(ctxt, old_tss_sel, &curr_tss_desc, &desc_addr); |
38ba30ba GN |
2633 | if (ret != X86EMUL_CONTINUE) |
2634 | return ret; | |
2635 | ||
2636 | /* FIXME: check that next_tss_desc is tss */ | |
2637 | ||
7f3d35fd KW |
2638 | /* |
2639 | * Check privileges. The three cases are task switch caused by... | |
2640 | * | |
2641 | * 1. jmp/call/int to task gate: Check against DPL of the task gate | |
2642 | * 2. Exception/IRQ/iret: No check is performed | |
2643 | * 3. jmp/call to TSS: Check agains DPL of the TSS | |
2644 | */ | |
2645 | if (reason == TASK_SWITCH_GATE) { | |
2646 | if (idt_index != -1) { | |
2647 | /* Software interrupts */ | |
2648 | struct desc_struct task_gate_desc; | |
2649 | int dpl; | |
2650 | ||
2651 | ret = read_interrupt_descriptor(ctxt, idt_index, | |
2652 | &task_gate_desc); | |
2653 | if (ret != X86EMUL_CONTINUE) | |
2654 | return ret; | |
2655 | ||
2656 | dpl = task_gate_desc.dpl; | |
2657 | if ((tss_selector & 3) > dpl || ops->cpl(ctxt) > dpl) | |
2658 | return emulate_gp(ctxt, (idt_index << 3) | 0x2); | |
2659 | } | |
2660 | } else if (reason != TASK_SWITCH_IRET) { | |
2661 | int dpl = next_tss_desc.dpl; | |
2662 | if ((tss_selector & 3) > dpl || ops->cpl(ctxt) > dpl) | |
2663 | return emulate_gp(ctxt, tss_selector); | |
38ba30ba GN |
2664 | } |
2665 | ||
7f3d35fd | 2666 | |
ceffb459 GN |
2667 | desc_limit = desc_limit_scaled(&next_tss_desc); |
2668 | if (!next_tss_desc.p || | |
2669 | ((desc_limit < 0x67 && (next_tss_desc.type & 8)) || | |
2670 | desc_limit < 0x2b)) { | |
54b8486f | 2671 | emulate_ts(ctxt, tss_selector & 0xfffc); |
38ba30ba GN |
2672 | return X86EMUL_PROPAGATE_FAULT; |
2673 | } | |
2674 | ||
2675 | if (reason == TASK_SWITCH_IRET || reason == TASK_SWITCH_JMP) { | |
2676 | curr_tss_desc.type &= ~(1 << 1); /* clear busy flag */ | |
7b105ca2 | 2677 | write_segment_descriptor(ctxt, old_tss_sel, &curr_tss_desc); |
38ba30ba GN |
2678 | } |
2679 | ||
2680 | if (reason == TASK_SWITCH_IRET) | |
2681 | ctxt->eflags = ctxt->eflags & ~X86_EFLAGS_NT; | |
2682 | ||
2683 | /* set back link to prev task only if NT bit is set in eflags | |
2684 | note that old_tss_sel is not used afetr this point */ | |
2685 | if (reason != TASK_SWITCH_CALL && reason != TASK_SWITCH_GATE) | |
2686 | old_tss_sel = 0xffff; | |
2687 | ||
2688 | if (next_tss_desc.type & 8) | |
7b105ca2 | 2689 | ret = task_switch_32(ctxt, tss_selector, old_tss_sel, |
38ba30ba GN |
2690 | old_tss_base, &next_tss_desc); |
2691 | else | |
7b105ca2 | 2692 | ret = task_switch_16(ctxt, tss_selector, old_tss_sel, |
38ba30ba | 2693 | old_tss_base, &next_tss_desc); |
0760d448 JK |
2694 | if (ret != X86EMUL_CONTINUE) |
2695 | return ret; | |
38ba30ba GN |
2696 | |
2697 | if (reason == TASK_SWITCH_CALL || reason == TASK_SWITCH_GATE) | |
2698 | ctxt->eflags = ctxt->eflags | X86_EFLAGS_NT; | |
2699 | ||
2700 | if (reason != TASK_SWITCH_IRET) { | |
2701 | next_tss_desc.type |= (1 << 1); /* set busy flag */ | |
7b105ca2 | 2702 | write_segment_descriptor(ctxt, tss_selector, &next_tss_desc); |
38ba30ba GN |
2703 | } |
2704 | ||
717746e3 | 2705 | ops->set_cr(ctxt, 0, ops->get_cr(ctxt, 0) | X86_CR0_TS); |
1aa36616 | 2706 | ops->set_segment(ctxt, tss_selector, &next_tss_desc, 0, VCPU_SREG_TR); |
38ba30ba | 2707 | |
e269fb21 | 2708 | if (has_error_code) { |
9dac77fa AK |
2709 | ctxt->op_bytes = ctxt->ad_bytes = (next_tss_desc.type & 8) ? 4 : 2; |
2710 | ctxt->lock_prefix = 0; | |
2711 | ctxt->src.val = (unsigned long) error_code; | |
4487b3b4 | 2712 | ret = em_push(ctxt); |
e269fb21 JK |
2713 | } |
2714 | ||
38ba30ba GN |
2715 | return ret; |
2716 | } | |
2717 | ||
2718 | int emulator_task_switch(struct x86_emulate_ctxt *ctxt, | |
7f3d35fd | 2719 | u16 tss_selector, int idt_index, int reason, |
e269fb21 | 2720 | bool has_error_code, u32 error_code) |
38ba30ba | 2721 | { |
38ba30ba GN |
2722 | int rc; |
2723 | ||
9dac77fa AK |
2724 | ctxt->_eip = ctxt->eip; |
2725 | ctxt->dst.type = OP_NONE; | |
38ba30ba | 2726 | |
7f3d35fd | 2727 | rc = emulator_do_task_switch(ctxt, tss_selector, idt_index, reason, |
e269fb21 | 2728 | has_error_code, error_code); |
38ba30ba | 2729 | |
4179bb02 | 2730 | if (rc == X86EMUL_CONTINUE) |
9dac77fa | 2731 | ctxt->eip = ctxt->_eip; |
38ba30ba | 2732 | |
a0c0ab2f | 2733 | return (rc == X86EMUL_UNHANDLEABLE) ? EMULATION_FAILED : EMULATION_OK; |
38ba30ba GN |
2734 | } |
2735 | ||
90de84f5 | 2736 | static void string_addr_inc(struct x86_emulate_ctxt *ctxt, unsigned seg, |
d9271123 | 2737 | int reg, struct operand *op) |
a682e354 | 2738 | { |
a682e354 GN |
2739 | int df = (ctxt->eflags & EFLG_DF) ? -1 : 1; |
2740 | ||
9dac77fa AK |
2741 | register_address_increment(ctxt, &ctxt->regs[reg], df * op->bytes); |
2742 | op->addr.mem.ea = register_address(ctxt, ctxt->regs[reg]); | |
90de84f5 | 2743 | op->addr.mem.seg = seg; |
a682e354 GN |
2744 | } |
2745 | ||
7af04fc0 AK |
2746 | static int em_das(struct x86_emulate_ctxt *ctxt) |
2747 | { | |
7af04fc0 AK |
2748 | u8 al, old_al; |
2749 | bool af, cf, old_cf; | |
2750 | ||
2751 | cf = ctxt->eflags & X86_EFLAGS_CF; | |
9dac77fa | 2752 | al = ctxt->dst.val; |
7af04fc0 AK |
2753 | |
2754 | old_al = al; | |
2755 | old_cf = cf; | |
2756 | cf = false; | |
2757 | af = ctxt->eflags & X86_EFLAGS_AF; | |
2758 | if ((al & 0x0f) > 9 || af) { | |
2759 | al -= 6; | |
2760 | cf = old_cf | (al >= 250); | |
2761 | af = true; | |
2762 | } else { | |
2763 | af = false; | |
2764 | } | |
2765 | if (old_al > 0x99 || old_cf) { | |
2766 | al -= 0x60; | |
2767 | cf = true; | |
2768 | } | |
2769 | ||
9dac77fa | 2770 | ctxt->dst.val = al; |
7af04fc0 | 2771 | /* Set PF, ZF, SF */ |
9dac77fa AK |
2772 | ctxt->src.type = OP_IMM; |
2773 | ctxt->src.val = 0; | |
2774 | ctxt->src.bytes = 1; | |
a31b9cea | 2775 | emulate_2op_SrcV(ctxt, "or"); |
7af04fc0 AK |
2776 | ctxt->eflags &= ~(X86_EFLAGS_AF | X86_EFLAGS_CF); |
2777 | if (cf) | |
2778 | ctxt->eflags |= X86_EFLAGS_CF; | |
2779 | if (af) | |
2780 | ctxt->eflags |= X86_EFLAGS_AF; | |
2781 | return X86EMUL_CONTINUE; | |
2782 | } | |
2783 | ||
d4ddafcd TY |
2784 | static int em_call(struct x86_emulate_ctxt *ctxt) |
2785 | { | |
2786 | long rel = ctxt->src.val; | |
2787 | ||
2788 | ctxt->src.val = (unsigned long)ctxt->_eip; | |
2789 | jmp_rel(ctxt, rel); | |
2790 | return em_push(ctxt); | |
2791 | } | |
2792 | ||
0ef753b8 AK |
2793 | static int em_call_far(struct x86_emulate_ctxt *ctxt) |
2794 | { | |
0ef753b8 AK |
2795 | u16 sel, old_cs; |
2796 | ulong old_eip; | |
2797 | int rc; | |
2798 | ||
1aa36616 | 2799 | old_cs = get_segment_selector(ctxt, VCPU_SREG_CS); |
9dac77fa | 2800 | old_eip = ctxt->_eip; |
0ef753b8 | 2801 | |
9dac77fa | 2802 | memcpy(&sel, ctxt->src.valptr + ctxt->op_bytes, 2); |
7b105ca2 | 2803 | if (load_segment_descriptor(ctxt, sel, VCPU_SREG_CS)) |
0ef753b8 AK |
2804 | return X86EMUL_CONTINUE; |
2805 | ||
9dac77fa AK |
2806 | ctxt->_eip = 0; |
2807 | memcpy(&ctxt->_eip, ctxt->src.valptr, ctxt->op_bytes); | |
0ef753b8 | 2808 | |
9dac77fa | 2809 | ctxt->src.val = old_cs; |
4487b3b4 | 2810 | rc = em_push(ctxt); |
0ef753b8 AK |
2811 | if (rc != X86EMUL_CONTINUE) |
2812 | return rc; | |
2813 | ||
9dac77fa | 2814 | ctxt->src.val = old_eip; |
4487b3b4 | 2815 | return em_push(ctxt); |
0ef753b8 AK |
2816 | } |
2817 | ||
40ece7c7 AK |
2818 | static int em_ret_near_imm(struct x86_emulate_ctxt *ctxt) |
2819 | { | |
40ece7c7 AK |
2820 | int rc; |
2821 | ||
9dac77fa AK |
2822 | ctxt->dst.type = OP_REG; |
2823 | ctxt->dst.addr.reg = &ctxt->_eip; | |
2824 | ctxt->dst.bytes = ctxt->op_bytes; | |
2825 | rc = emulate_pop(ctxt, &ctxt->dst.val, ctxt->op_bytes); | |
40ece7c7 AK |
2826 | if (rc != X86EMUL_CONTINUE) |
2827 | return rc; | |
9dac77fa | 2828 | register_address_increment(ctxt, &ctxt->regs[VCPU_REGS_RSP], ctxt->src.val); |
40ece7c7 AK |
2829 | return X86EMUL_CONTINUE; |
2830 | } | |
2831 | ||
d67fc27a TY |
2832 | static int em_add(struct x86_emulate_ctxt *ctxt) |
2833 | { | |
a31b9cea | 2834 | emulate_2op_SrcV(ctxt, "add"); |
d67fc27a TY |
2835 | return X86EMUL_CONTINUE; |
2836 | } | |
2837 | ||
2838 | static int em_or(struct x86_emulate_ctxt *ctxt) | |
2839 | { | |
a31b9cea | 2840 | emulate_2op_SrcV(ctxt, "or"); |
d67fc27a TY |
2841 | return X86EMUL_CONTINUE; |
2842 | } | |
2843 | ||
2844 | static int em_adc(struct x86_emulate_ctxt *ctxt) | |
2845 | { | |
a31b9cea | 2846 | emulate_2op_SrcV(ctxt, "adc"); |
d67fc27a TY |
2847 | return X86EMUL_CONTINUE; |
2848 | } | |
2849 | ||
2850 | static int em_sbb(struct x86_emulate_ctxt *ctxt) | |
2851 | { | |
a31b9cea | 2852 | emulate_2op_SrcV(ctxt, "sbb"); |
d67fc27a TY |
2853 | return X86EMUL_CONTINUE; |
2854 | } | |
2855 | ||
2856 | static int em_and(struct x86_emulate_ctxt *ctxt) | |
2857 | { | |
a31b9cea | 2858 | emulate_2op_SrcV(ctxt, "and"); |
d67fc27a TY |
2859 | return X86EMUL_CONTINUE; |
2860 | } | |
2861 | ||
2862 | static int em_sub(struct x86_emulate_ctxt *ctxt) | |
2863 | { | |
a31b9cea | 2864 | emulate_2op_SrcV(ctxt, "sub"); |
d67fc27a TY |
2865 | return X86EMUL_CONTINUE; |
2866 | } | |
2867 | ||
2868 | static int em_xor(struct x86_emulate_ctxt *ctxt) | |
2869 | { | |
a31b9cea | 2870 | emulate_2op_SrcV(ctxt, "xor"); |
d67fc27a TY |
2871 | return X86EMUL_CONTINUE; |
2872 | } | |
2873 | ||
2874 | static int em_cmp(struct x86_emulate_ctxt *ctxt) | |
2875 | { | |
a31b9cea | 2876 | emulate_2op_SrcV(ctxt, "cmp"); |
d67fc27a | 2877 | /* Disable writeback. */ |
9dac77fa | 2878 | ctxt->dst.type = OP_NONE; |
d67fc27a TY |
2879 | return X86EMUL_CONTINUE; |
2880 | } | |
2881 | ||
9f21ca59 TY |
2882 | static int em_test(struct x86_emulate_ctxt *ctxt) |
2883 | { | |
a31b9cea | 2884 | emulate_2op_SrcV(ctxt, "test"); |
caa8a168 AK |
2885 | /* Disable writeback. */ |
2886 | ctxt->dst.type = OP_NONE; | |
9f21ca59 TY |
2887 | return X86EMUL_CONTINUE; |
2888 | } | |
2889 | ||
e4f973ae TY |
2890 | static int em_xchg(struct x86_emulate_ctxt *ctxt) |
2891 | { | |
e4f973ae | 2892 | /* Write back the register source. */ |
9dac77fa AK |
2893 | ctxt->src.val = ctxt->dst.val; |
2894 | write_register_operand(&ctxt->src); | |
e4f973ae TY |
2895 | |
2896 | /* Write back the memory destination with implicit LOCK prefix. */ | |
9dac77fa AK |
2897 | ctxt->dst.val = ctxt->src.orig_val; |
2898 | ctxt->lock_prefix = 1; | |
e4f973ae TY |
2899 | return X86EMUL_CONTINUE; |
2900 | } | |
2901 | ||
5c82aa29 | 2902 | static int em_imul(struct x86_emulate_ctxt *ctxt) |
f3a1b9f4 | 2903 | { |
a31b9cea | 2904 | emulate_2op_SrcV_nobyte(ctxt, "imul"); |
f3a1b9f4 AK |
2905 | return X86EMUL_CONTINUE; |
2906 | } | |
2907 | ||
5c82aa29 AK |
2908 | static int em_imul_3op(struct x86_emulate_ctxt *ctxt) |
2909 | { | |
9dac77fa | 2910 | ctxt->dst.val = ctxt->src2.val; |
5c82aa29 AK |
2911 | return em_imul(ctxt); |
2912 | } | |
2913 | ||
61429142 AK |
2914 | static int em_cwd(struct x86_emulate_ctxt *ctxt) |
2915 | { | |
9dac77fa AK |
2916 | ctxt->dst.type = OP_REG; |
2917 | ctxt->dst.bytes = ctxt->src.bytes; | |
2918 | ctxt->dst.addr.reg = &ctxt->regs[VCPU_REGS_RDX]; | |
2919 | ctxt->dst.val = ~((ctxt->src.val >> (ctxt->src.bytes * 8 - 1)) - 1); | |
61429142 AK |
2920 | |
2921 | return X86EMUL_CONTINUE; | |
2922 | } | |
2923 | ||
48bb5d3c AK |
2924 | static int em_rdtsc(struct x86_emulate_ctxt *ctxt) |
2925 | { | |
48bb5d3c AK |
2926 | u64 tsc = 0; |
2927 | ||
717746e3 | 2928 | ctxt->ops->get_msr(ctxt, MSR_IA32_TSC, &tsc); |
9dac77fa AK |
2929 | ctxt->regs[VCPU_REGS_RAX] = (u32)tsc; |
2930 | ctxt->regs[VCPU_REGS_RDX] = tsc >> 32; | |
48bb5d3c AK |
2931 | return X86EMUL_CONTINUE; |
2932 | } | |
2933 | ||
222d21aa AK |
2934 | static int em_rdpmc(struct x86_emulate_ctxt *ctxt) |
2935 | { | |
2936 | u64 pmc; | |
2937 | ||
2938 | if (ctxt->ops->read_pmc(ctxt, ctxt->regs[VCPU_REGS_RCX], &pmc)) | |
2939 | return emulate_gp(ctxt, 0); | |
2940 | ctxt->regs[VCPU_REGS_RAX] = (u32)pmc; | |
2941 | ctxt->regs[VCPU_REGS_RDX] = pmc >> 32; | |
2942 | return X86EMUL_CONTINUE; | |
2943 | } | |
2944 | ||
b9eac5f4 AK |
2945 | static int em_mov(struct x86_emulate_ctxt *ctxt) |
2946 | { | |
49597d81 | 2947 | memcpy(ctxt->dst.valptr, ctxt->src.valptr, ctxt->op_bytes); |
b9eac5f4 AK |
2948 | return X86EMUL_CONTINUE; |
2949 | } | |
2950 | ||
bc00f8d2 TY |
2951 | static int em_cr_write(struct x86_emulate_ctxt *ctxt) |
2952 | { | |
2953 | if (ctxt->ops->set_cr(ctxt, ctxt->modrm_reg, ctxt->src.val)) | |
2954 | return emulate_gp(ctxt, 0); | |
2955 | ||
2956 | /* Disable writeback. */ | |
2957 | ctxt->dst.type = OP_NONE; | |
2958 | return X86EMUL_CONTINUE; | |
2959 | } | |
2960 | ||
2961 | static int em_dr_write(struct x86_emulate_ctxt *ctxt) | |
2962 | { | |
2963 | unsigned long val; | |
2964 | ||
2965 | if (ctxt->mode == X86EMUL_MODE_PROT64) | |
2966 | val = ctxt->src.val & ~0ULL; | |
2967 | else | |
2968 | val = ctxt->src.val & ~0U; | |
2969 | ||
2970 | /* #UD condition is already handled. */ | |
2971 | if (ctxt->ops->set_dr(ctxt, ctxt->modrm_reg, val) < 0) | |
2972 | return emulate_gp(ctxt, 0); | |
2973 | ||
2974 | /* Disable writeback. */ | |
2975 | ctxt->dst.type = OP_NONE; | |
2976 | return X86EMUL_CONTINUE; | |
2977 | } | |
2978 | ||
e1e210b0 TY |
2979 | static int em_wrmsr(struct x86_emulate_ctxt *ctxt) |
2980 | { | |
2981 | u64 msr_data; | |
2982 | ||
2983 | msr_data = (u32)ctxt->regs[VCPU_REGS_RAX] | |
2984 | | ((u64)ctxt->regs[VCPU_REGS_RDX] << 32); | |
2985 | if (ctxt->ops->set_msr(ctxt, ctxt->regs[VCPU_REGS_RCX], msr_data)) | |
2986 | return emulate_gp(ctxt, 0); | |
2987 | ||
2988 | return X86EMUL_CONTINUE; | |
2989 | } | |
2990 | ||
2991 | static int em_rdmsr(struct x86_emulate_ctxt *ctxt) | |
2992 | { | |
2993 | u64 msr_data; | |
2994 | ||
2995 | if (ctxt->ops->get_msr(ctxt, ctxt->regs[VCPU_REGS_RCX], &msr_data)) | |
2996 | return emulate_gp(ctxt, 0); | |
2997 | ||
2998 | ctxt->regs[VCPU_REGS_RAX] = (u32)msr_data; | |
2999 | ctxt->regs[VCPU_REGS_RDX] = msr_data >> 32; | |
3000 | return X86EMUL_CONTINUE; | |
3001 | } | |
3002 | ||
1bd5f469 TY |
3003 | static int em_mov_rm_sreg(struct x86_emulate_ctxt *ctxt) |
3004 | { | |
9dac77fa | 3005 | if (ctxt->modrm_reg > VCPU_SREG_GS) |
1bd5f469 TY |
3006 | return emulate_ud(ctxt); |
3007 | ||
9dac77fa | 3008 | ctxt->dst.val = get_segment_selector(ctxt, ctxt->modrm_reg); |
1bd5f469 TY |
3009 | return X86EMUL_CONTINUE; |
3010 | } | |
3011 | ||
3012 | static int em_mov_sreg_rm(struct x86_emulate_ctxt *ctxt) | |
3013 | { | |
9dac77fa | 3014 | u16 sel = ctxt->src.val; |
1bd5f469 | 3015 | |
9dac77fa | 3016 | if (ctxt->modrm_reg == VCPU_SREG_CS || ctxt->modrm_reg > VCPU_SREG_GS) |
1bd5f469 TY |
3017 | return emulate_ud(ctxt); |
3018 | ||
9dac77fa | 3019 | if (ctxt->modrm_reg == VCPU_SREG_SS) |
1bd5f469 TY |
3020 | ctxt->interruptibility = KVM_X86_SHADOW_INT_MOV_SS; |
3021 | ||
3022 | /* Disable writeback. */ | |
9dac77fa AK |
3023 | ctxt->dst.type = OP_NONE; |
3024 | return load_segment_descriptor(ctxt, sel, ctxt->modrm_reg); | |
1bd5f469 TY |
3025 | } |
3026 | ||
a14e579f AK |
3027 | static int em_lldt(struct x86_emulate_ctxt *ctxt) |
3028 | { | |
3029 | u16 sel = ctxt->src.val; | |
3030 | ||
3031 | /* Disable writeback. */ | |
3032 | ctxt->dst.type = OP_NONE; | |
3033 | return load_segment_descriptor(ctxt, sel, VCPU_SREG_LDTR); | |
3034 | } | |
3035 | ||
80890006 AK |
3036 | static int em_ltr(struct x86_emulate_ctxt *ctxt) |
3037 | { | |
3038 | u16 sel = ctxt->src.val; | |
3039 | ||
3040 | /* Disable writeback. */ | |
3041 | ctxt->dst.type = OP_NONE; | |
3042 | return load_segment_descriptor(ctxt, sel, VCPU_SREG_TR); | |
3043 | } | |
3044 | ||
38503911 AK |
3045 | static int em_invlpg(struct x86_emulate_ctxt *ctxt) |
3046 | { | |
9fa088f4 AK |
3047 | int rc; |
3048 | ulong linear; | |
3049 | ||
9dac77fa | 3050 | rc = linearize(ctxt, ctxt->src.addr.mem, 1, false, &linear); |
9fa088f4 | 3051 | if (rc == X86EMUL_CONTINUE) |
3cb16fe7 | 3052 | ctxt->ops->invlpg(ctxt, linear); |
38503911 | 3053 | /* Disable writeback. */ |
9dac77fa | 3054 | ctxt->dst.type = OP_NONE; |
38503911 AK |
3055 | return X86EMUL_CONTINUE; |
3056 | } | |
3057 | ||
2d04a05b AK |
3058 | static int em_clts(struct x86_emulate_ctxt *ctxt) |
3059 | { | |
3060 | ulong cr0; | |
3061 | ||
3062 | cr0 = ctxt->ops->get_cr(ctxt, 0); | |
3063 | cr0 &= ~X86_CR0_TS; | |
3064 | ctxt->ops->set_cr(ctxt, 0, cr0); | |
3065 | return X86EMUL_CONTINUE; | |
3066 | } | |
3067 | ||
26d05cc7 AK |
3068 | static int em_vmcall(struct x86_emulate_ctxt *ctxt) |
3069 | { | |
26d05cc7 AK |
3070 | int rc; |
3071 | ||
9dac77fa | 3072 | if (ctxt->modrm_mod != 3 || ctxt->modrm_rm != 1) |
26d05cc7 AK |
3073 | return X86EMUL_UNHANDLEABLE; |
3074 | ||
3075 | rc = ctxt->ops->fix_hypercall(ctxt); | |
3076 | if (rc != X86EMUL_CONTINUE) | |
3077 | return rc; | |
3078 | ||
3079 | /* Let the processor re-execute the fixed hypercall */ | |
9dac77fa | 3080 | ctxt->_eip = ctxt->eip; |
26d05cc7 | 3081 | /* Disable writeback. */ |
9dac77fa | 3082 | ctxt->dst.type = OP_NONE; |
26d05cc7 AK |
3083 | return X86EMUL_CONTINUE; |
3084 | } | |
3085 | ||
96051572 AK |
3086 | static int emulate_store_desc_ptr(struct x86_emulate_ctxt *ctxt, |
3087 | void (*get)(struct x86_emulate_ctxt *ctxt, | |
3088 | struct desc_ptr *ptr)) | |
3089 | { | |
3090 | struct desc_ptr desc_ptr; | |
3091 | ||
3092 | if (ctxt->mode == X86EMUL_MODE_PROT64) | |
3093 | ctxt->op_bytes = 8; | |
3094 | get(ctxt, &desc_ptr); | |
3095 | if (ctxt->op_bytes == 2) { | |
3096 | ctxt->op_bytes = 4; | |
3097 | desc_ptr.address &= 0x00ffffff; | |
3098 | } | |
3099 | /* Disable writeback. */ | |
3100 | ctxt->dst.type = OP_NONE; | |
3101 | return segmented_write(ctxt, ctxt->dst.addr.mem, | |
3102 | &desc_ptr, 2 + ctxt->op_bytes); | |
3103 | } | |
3104 | ||
3105 | static int em_sgdt(struct x86_emulate_ctxt *ctxt) | |
3106 | { | |
3107 | return emulate_store_desc_ptr(ctxt, ctxt->ops->get_gdt); | |
3108 | } | |
3109 | ||
3110 | static int em_sidt(struct x86_emulate_ctxt *ctxt) | |
3111 | { | |
3112 | return emulate_store_desc_ptr(ctxt, ctxt->ops->get_idt); | |
3113 | } | |
3114 | ||
26d05cc7 AK |
3115 | static int em_lgdt(struct x86_emulate_ctxt *ctxt) |
3116 | { | |
26d05cc7 AK |
3117 | struct desc_ptr desc_ptr; |
3118 | int rc; | |
3119 | ||
510425ff AK |
3120 | if (ctxt->mode == X86EMUL_MODE_PROT64) |
3121 | ctxt->op_bytes = 8; | |
9dac77fa | 3122 | rc = read_descriptor(ctxt, ctxt->src.addr.mem, |
26d05cc7 | 3123 | &desc_ptr.size, &desc_ptr.address, |
9dac77fa | 3124 | ctxt->op_bytes); |
26d05cc7 AK |
3125 | if (rc != X86EMUL_CONTINUE) |
3126 | return rc; | |
3127 | ctxt->ops->set_gdt(ctxt, &desc_ptr); | |
3128 | /* Disable writeback. */ | |
9dac77fa | 3129 | ctxt->dst.type = OP_NONE; |
26d05cc7 AK |
3130 | return X86EMUL_CONTINUE; |
3131 | } | |
3132 | ||
5ef39c71 | 3133 | static int em_vmmcall(struct x86_emulate_ctxt *ctxt) |
26d05cc7 | 3134 | { |
26d05cc7 AK |
3135 | int rc; |
3136 | ||
5ef39c71 AK |
3137 | rc = ctxt->ops->fix_hypercall(ctxt); |
3138 | ||
26d05cc7 | 3139 | /* Disable writeback. */ |
9dac77fa | 3140 | ctxt->dst.type = OP_NONE; |
26d05cc7 AK |
3141 | return rc; |
3142 | } | |
3143 | ||
3144 | static int em_lidt(struct x86_emulate_ctxt *ctxt) | |
3145 | { | |
26d05cc7 AK |
3146 | struct desc_ptr desc_ptr; |
3147 | int rc; | |
3148 | ||
510425ff AK |
3149 | if (ctxt->mode == X86EMUL_MODE_PROT64) |
3150 | ctxt->op_bytes = 8; | |
9dac77fa | 3151 | rc = read_descriptor(ctxt, ctxt->src.addr.mem, |
509cf9fe | 3152 | &desc_ptr.size, &desc_ptr.address, |
9dac77fa | 3153 | ctxt->op_bytes); |
26d05cc7 AK |
3154 | if (rc != X86EMUL_CONTINUE) |
3155 | return rc; | |
3156 | ctxt->ops->set_idt(ctxt, &desc_ptr); | |
3157 | /* Disable writeback. */ | |
9dac77fa | 3158 | ctxt->dst.type = OP_NONE; |
26d05cc7 AK |
3159 | return X86EMUL_CONTINUE; |
3160 | } | |
3161 | ||
3162 | static int em_smsw(struct x86_emulate_ctxt *ctxt) | |
3163 | { | |
9dac77fa AK |
3164 | ctxt->dst.bytes = 2; |
3165 | ctxt->dst.val = ctxt->ops->get_cr(ctxt, 0); | |
26d05cc7 AK |
3166 | return X86EMUL_CONTINUE; |
3167 | } | |
3168 | ||
3169 | static int em_lmsw(struct x86_emulate_ctxt *ctxt) | |
3170 | { | |
26d05cc7 | 3171 | ctxt->ops->set_cr(ctxt, 0, (ctxt->ops->get_cr(ctxt, 0) & ~0x0eul) |
9dac77fa AK |
3172 | | (ctxt->src.val & 0x0f)); |
3173 | ctxt->dst.type = OP_NONE; | |
26d05cc7 AK |
3174 | return X86EMUL_CONTINUE; |
3175 | } | |
3176 | ||
d06e03ad TY |
3177 | static int em_loop(struct x86_emulate_ctxt *ctxt) |
3178 | { | |
9dac77fa AK |
3179 | register_address_increment(ctxt, &ctxt->regs[VCPU_REGS_RCX], -1); |
3180 | if ((address_mask(ctxt, ctxt->regs[VCPU_REGS_RCX]) != 0) && | |
3181 | (ctxt->b == 0xe2 || test_cc(ctxt->b ^ 0x5, ctxt->eflags))) | |
3182 | jmp_rel(ctxt, ctxt->src.val); | |
d06e03ad TY |
3183 | |
3184 | return X86EMUL_CONTINUE; | |
3185 | } | |
3186 | ||
3187 | static int em_jcxz(struct x86_emulate_ctxt *ctxt) | |
3188 | { | |
9dac77fa AK |
3189 | if (address_mask(ctxt, ctxt->regs[VCPU_REGS_RCX]) == 0) |
3190 | jmp_rel(ctxt, ctxt->src.val); | |
d06e03ad TY |
3191 | |
3192 | return X86EMUL_CONTINUE; | |
3193 | } | |
3194 | ||
d7841a4b TY |
3195 | static int em_in(struct x86_emulate_ctxt *ctxt) |
3196 | { | |
3197 | if (!pio_in_emulated(ctxt, ctxt->dst.bytes, ctxt->src.val, | |
3198 | &ctxt->dst.val)) | |
3199 | return X86EMUL_IO_NEEDED; | |
3200 | ||
3201 | return X86EMUL_CONTINUE; | |
3202 | } | |
3203 | ||
3204 | static int em_out(struct x86_emulate_ctxt *ctxt) | |
3205 | { | |
3206 | ctxt->ops->pio_out_emulated(ctxt, ctxt->src.bytes, ctxt->dst.val, | |
3207 | &ctxt->src.val, 1); | |
3208 | /* Disable writeback. */ | |
3209 | ctxt->dst.type = OP_NONE; | |
3210 | return X86EMUL_CONTINUE; | |
3211 | } | |
3212 | ||
f411e6cd TY |
3213 | static int em_cli(struct x86_emulate_ctxt *ctxt) |
3214 | { | |
3215 | if (emulator_bad_iopl(ctxt)) | |
3216 | return emulate_gp(ctxt, 0); | |
3217 | ||
3218 | ctxt->eflags &= ~X86_EFLAGS_IF; | |
3219 | return X86EMUL_CONTINUE; | |
3220 | } | |
3221 | ||
3222 | static int em_sti(struct x86_emulate_ctxt *ctxt) | |
3223 | { | |
3224 | if (emulator_bad_iopl(ctxt)) | |
3225 | return emulate_gp(ctxt, 0); | |
3226 | ||
3227 | ctxt->interruptibility = KVM_X86_SHADOW_INT_STI; | |
3228 | ctxt->eflags |= X86_EFLAGS_IF; | |
3229 | return X86EMUL_CONTINUE; | |
3230 | } | |
3231 | ||
ce7faab2 TY |
3232 | static int em_bt(struct x86_emulate_ctxt *ctxt) |
3233 | { | |
3234 | /* Disable writeback. */ | |
3235 | ctxt->dst.type = OP_NONE; | |
3236 | /* only subword offset */ | |
3237 | ctxt->src.val &= (ctxt->dst.bytes << 3) - 1; | |
3238 | ||
3239 | emulate_2op_SrcV_nobyte(ctxt, "bt"); | |
3240 | return X86EMUL_CONTINUE; | |
3241 | } | |
3242 | ||
3243 | static int em_bts(struct x86_emulate_ctxt *ctxt) | |
3244 | { | |
3245 | emulate_2op_SrcV_nobyte(ctxt, "bts"); | |
3246 | return X86EMUL_CONTINUE; | |
3247 | } | |
3248 | ||
3249 | static int em_btr(struct x86_emulate_ctxt *ctxt) | |
3250 | { | |
3251 | emulate_2op_SrcV_nobyte(ctxt, "btr"); | |
3252 | return X86EMUL_CONTINUE; | |
3253 | } | |
3254 | ||
3255 | static int em_btc(struct x86_emulate_ctxt *ctxt) | |
3256 | { | |
3257 | emulate_2op_SrcV_nobyte(ctxt, "btc"); | |
3258 | return X86EMUL_CONTINUE; | |
3259 | } | |
3260 | ||
ff227392 TY |
3261 | static int em_bsf(struct x86_emulate_ctxt *ctxt) |
3262 | { | |
d54e4237 | 3263 | emulate_2op_SrcV_nobyte(ctxt, "bsf"); |
ff227392 TY |
3264 | return X86EMUL_CONTINUE; |
3265 | } | |
3266 | ||
3267 | static int em_bsr(struct x86_emulate_ctxt *ctxt) | |
3268 | { | |
d54e4237 | 3269 | emulate_2op_SrcV_nobyte(ctxt, "bsr"); |
ff227392 TY |
3270 | return X86EMUL_CONTINUE; |
3271 | } | |
3272 | ||
6d6eede4 AK |
3273 | static int em_cpuid(struct x86_emulate_ctxt *ctxt) |
3274 | { | |
3275 | u32 eax, ebx, ecx, edx; | |
3276 | ||
3277 | eax = ctxt->regs[VCPU_REGS_RAX]; | |
3278 | ecx = ctxt->regs[VCPU_REGS_RCX]; | |
3279 | ctxt->ops->get_cpuid(ctxt, &eax, &ebx, &ecx, &edx); | |
3280 | ctxt->regs[VCPU_REGS_RAX] = eax; | |
3281 | ctxt->regs[VCPU_REGS_RBX] = ebx; | |
3282 | ctxt->regs[VCPU_REGS_RCX] = ecx; | |
3283 | ctxt->regs[VCPU_REGS_RDX] = edx; | |
3284 | return X86EMUL_CONTINUE; | |
3285 | } | |
3286 | ||
2dd7caa0 AK |
3287 | static int em_lahf(struct x86_emulate_ctxt *ctxt) |
3288 | { | |
3289 | ctxt->regs[VCPU_REGS_RAX] &= ~0xff00UL; | |
3290 | ctxt->regs[VCPU_REGS_RAX] |= (ctxt->eflags & 0xff) << 8; | |
3291 | return X86EMUL_CONTINUE; | |
3292 | } | |
3293 | ||
9299836e AK |
3294 | static int em_bswap(struct x86_emulate_ctxt *ctxt) |
3295 | { | |
3296 | switch (ctxt->op_bytes) { | |
3297 | #ifdef CONFIG_X86_64 | |
3298 | case 8: | |
3299 | asm("bswap %0" : "+r"(ctxt->dst.val)); | |
3300 | break; | |
3301 | #endif | |
3302 | default: | |
3303 | asm("bswap %0" : "+r"(*(u32 *)&ctxt->dst.val)); | |
3304 | break; | |
3305 | } | |
3306 | return X86EMUL_CONTINUE; | |
3307 | } | |
3308 | ||
cfec82cb JR |
3309 | static bool valid_cr(int nr) |
3310 | { | |
3311 | switch (nr) { | |
3312 | case 0: | |
3313 | case 2 ... 4: | |
3314 | case 8: | |
3315 | return true; | |
3316 | default: | |
3317 | return false; | |
3318 | } | |
3319 | } | |
3320 | ||
3321 | static int check_cr_read(struct x86_emulate_ctxt *ctxt) | |
3322 | { | |
9dac77fa | 3323 | if (!valid_cr(ctxt->modrm_reg)) |
cfec82cb JR |
3324 | return emulate_ud(ctxt); |
3325 | ||
3326 | return X86EMUL_CONTINUE; | |
3327 | } | |
3328 | ||
3329 | static int check_cr_write(struct x86_emulate_ctxt *ctxt) | |
3330 | { | |
9dac77fa AK |
3331 | u64 new_val = ctxt->src.val64; |
3332 | int cr = ctxt->modrm_reg; | |
c2ad2bb3 | 3333 | u64 efer = 0; |
cfec82cb JR |
3334 | |
3335 | static u64 cr_reserved_bits[] = { | |
3336 | 0xffffffff00000000ULL, | |
3337 | 0, 0, 0, /* CR3 checked later */ | |
3338 | CR4_RESERVED_BITS, | |
3339 | 0, 0, 0, | |
3340 | CR8_RESERVED_BITS, | |
3341 | }; | |
3342 | ||
3343 | if (!valid_cr(cr)) | |
3344 | return emulate_ud(ctxt); | |
3345 | ||
3346 | if (new_val & cr_reserved_bits[cr]) | |
3347 | return emulate_gp(ctxt, 0); | |
3348 | ||
3349 | switch (cr) { | |
3350 | case 0: { | |
c2ad2bb3 | 3351 | u64 cr4; |
cfec82cb JR |
3352 | if (((new_val & X86_CR0_PG) && !(new_val & X86_CR0_PE)) || |
3353 | ((new_val & X86_CR0_NW) && !(new_val & X86_CR0_CD))) | |
3354 | return emulate_gp(ctxt, 0); | |
3355 | ||
717746e3 AK |
3356 | cr4 = ctxt->ops->get_cr(ctxt, 4); |
3357 | ctxt->ops->get_msr(ctxt, MSR_EFER, &efer); | |
cfec82cb JR |
3358 | |
3359 | if ((new_val & X86_CR0_PG) && (efer & EFER_LME) && | |
3360 | !(cr4 & X86_CR4_PAE)) | |
3361 | return emulate_gp(ctxt, 0); | |
3362 | ||
3363 | break; | |
3364 | } | |
3365 | case 3: { | |
3366 | u64 rsvd = 0; | |
3367 | ||
c2ad2bb3 AK |
3368 | ctxt->ops->get_msr(ctxt, MSR_EFER, &efer); |
3369 | if (efer & EFER_LMA) | |
cfec82cb | 3370 | rsvd = CR3_L_MODE_RESERVED_BITS; |
fd72c419 | 3371 | else if (ctxt->ops->get_cr(ctxt, 4) & X86_CR4_PAE) |
cfec82cb | 3372 | rsvd = CR3_PAE_RESERVED_BITS; |
fd72c419 | 3373 | else if (ctxt->ops->get_cr(ctxt, 0) & X86_CR0_PG) |
cfec82cb JR |
3374 | rsvd = CR3_NONPAE_RESERVED_BITS; |
3375 | ||
3376 | if (new_val & rsvd) | |
3377 | return emulate_gp(ctxt, 0); | |
3378 | ||
3379 | break; | |
3380 | } | |
3381 | case 4: { | |
717746e3 | 3382 | ctxt->ops->get_msr(ctxt, MSR_EFER, &efer); |
cfec82cb JR |
3383 | |
3384 | if ((efer & EFER_LMA) && !(new_val & X86_CR4_PAE)) | |
3385 | return emulate_gp(ctxt, 0); | |
3386 | ||
3387 | break; | |
3388 | } | |
3389 | } | |
3390 | ||
3391 | return X86EMUL_CONTINUE; | |
3392 | } | |
3393 | ||
3b88e41a JR |
3394 | static int check_dr7_gd(struct x86_emulate_ctxt *ctxt) |
3395 | { | |
3396 | unsigned long dr7; | |
3397 | ||
717746e3 | 3398 | ctxt->ops->get_dr(ctxt, 7, &dr7); |
3b88e41a JR |
3399 | |
3400 | /* Check if DR7.Global_Enable is set */ | |
3401 | return dr7 & (1 << 13); | |
3402 | } | |
3403 | ||
3404 | static int check_dr_read(struct x86_emulate_ctxt *ctxt) | |
3405 | { | |
9dac77fa | 3406 | int dr = ctxt->modrm_reg; |
3b88e41a JR |
3407 | u64 cr4; |
3408 | ||
3409 | if (dr > 7) | |
3410 | return emulate_ud(ctxt); | |
3411 | ||
717746e3 | 3412 | cr4 = ctxt->ops->get_cr(ctxt, 4); |
3b88e41a JR |
3413 | if ((cr4 & X86_CR4_DE) && (dr == 4 || dr == 5)) |
3414 | return emulate_ud(ctxt); | |
3415 | ||
3416 | if (check_dr7_gd(ctxt)) | |
3417 | return emulate_db(ctxt); | |
3418 | ||
3419 | return X86EMUL_CONTINUE; | |
3420 | } | |
3421 | ||
3422 | static int check_dr_write(struct x86_emulate_ctxt *ctxt) | |
3423 | { | |
9dac77fa AK |
3424 | u64 new_val = ctxt->src.val64; |
3425 | int dr = ctxt->modrm_reg; | |
3b88e41a JR |
3426 | |
3427 | if ((dr == 6 || dr == 7) && (new_val & 0xffffffff00000000ULL)) | |
3428 | return emulate_gp(ctxt, 0); | |
3429 | ||
3430 | return check_dr_read(ctxt); | |
3431 | } | |
3432 | ||
01de8b09 JR |
3433 | static int check_svme(struct x86_emulate_ctxt *ctxt) |
3434 | { | |
3435 | u64 efer; | |
3436 | ||
717746e3 | 3437 | ctxt->ops->get_msr(ctxt, MSR_EFER, &efer); |
01de8b09 JR |
3438 | |
3439 | if (!(efer & EFER_SVME)) | |
3440 | return emulate_ud(ctxt); | |
3441 | ||
3442 | return X86EMUL_CONTINUE; | |
3443 | } | |
3444 | ||
3445 | static int check_svme_pa(struct x86_emulate_ctxt *ctxt) | |
3446 | { | |
9dac77fa | 3447 | u64 rax = ctxt->regs[VCPU_REGS_RAX]; |
01de8b09 JR |
3448 | |
3449 | /* Valid physical address? */ | |
d4224449 | 3450 | if (rax & 0xffff000000000000ULL) |
01de8b09 JR |
3451 | return emulate_gp(ctxt, 0); |
3452 | ||
3453 | return check_svme(ctxt); | |
3454 | } | |
3455 | ||
d7eb8203 JR |
3456 | static int check_rdtsc(struct x86_emulate_ctxt *ctxt) |
3457 | { | |
717746e3 | 3458 | u64 cr4 = ctxt->ops->get_cr(ctxt, 4); |
d7eb8203 | 3459 | |
717746e3 | 3460 | if (cr4 & X86_CR4_TSD && ctxt->ops->cpl(ctxt)) |
d7eb8203 JR |
3461 | return emulate_ud(ctxt); |
3462 | ||
3463 | return X86EMUL_CONTINUE; | |
3464 | } | |
3465 | ||
8061252e JR |
3466 | static int check_rdpmc(struct x86_emulate_ctxt *ctxt) |
3467 | { | |
717746e3 | 3468 | u64 cr4 = ctxt->ops->get_cr(ctxt, 4); |
9dac77fa | 3469 | u64 rcx = ctxt->regs[VCPU_REGS_RCX]; |
8061252e | 3470 | |
717746e3 | 3471 | if ((!(cr4 & X86_CR4_PCE) && ctxt->ops->cpl(ctxt)) || |
8061252e JR |
3472 | (rcx > 3)) |
3473 | return emulate_gp(ctxt, 0); | |
3474 | ||
3475 | return X86EMUL_CONTINUE; | |
3476 | } | |
3477 | ||
f6511935 JR |
3478 | static int check_perm_in(struct x86_emulate_ctxt *ctxt) |
3479 | { | |
9dac77fa AK |
3480 | ctxt->dst.bytes = min(ctxt->dst.bytes, 4u); |
3481 | if (!emulator_io_permited(ctxt, ctxt->src.val, ctxt->dst.bytes)) | |
f6511935 JR |
3482 | return emulate_gp(ctxt, 0); |
3483 | ||
3484 | return X86EMUL_CONTINUE; | |
3485 | } | |
3486 | ||
3487 | static int check_perm_out(struct x86_emulate_ctxt *ctxt) | |
3488 | { | |
9dac77fa AK |
3489 | ctxt->src.bytes = min(ctxt->src.bytes, 4u); |
3490 | if (!emulator_io_permited(ctxt, ctxt->dst.val, ctxt->src.bytes)) | |
f6511935 JR |
3491 | return emulate_gp(ctxt, 0); |
3492 | ||
3493 | return X86EMUL_CONTINUE; | |
3494 | } | |
3495 | ||
73fba5f4 | 3496 | #define D(_y) { .flags = (_y) } |
c4f035c6 | 3497 | #define DI(_y, _i) { .flags = (_y), .intercept = x86_intercept_##_i } |
d09beabd JR |
3498 | #define DIP(_y, _i, _p) { .flags = (_y), .intercept = x86_intercept_##_i, \ |
3499 | .check_perm = (_p) } | |
73fba5f4 | 3500 | #define N D(0) |
01de8b09 | 3501 | #define EXT(_f, _e) { .flags = ((_f) | RMExt), .u.group = (_e) } |
1c2545be TY |
3502 | #define G(_f, _g) { .flags = ((_f) | Group | ModRM), .u.group = (_g) } |
3503 | #define GD(_f, _g) { .flags = ((_f) | GroupDual | ModRM), .u.gdual = (_g) } | |
73fba5f4 | 3504 | #define I(_f, _e) { .flags = (_f), .u.execute = (_e) } |
c4f035c6 AK |
3505 | #define II(_f, _e, _i) \ |
3506 | { .flags = (_f), .u.execute = (_e), .intercept = x86_intercept_##_i } | |
d09beabd JR |
3507 | #define IIP(_f, _e, _i, _p) \ |
3508 | { .flags = (_f), .u.execute = (_e), .intercept = x86_intercept_##_i, \ | |
3509 | .check_perm = (_p) } | |
aa97bb48 | 3510 | #define GP(_f, _g) { .flags = ((_f) | Prefix), .u.gprefix = (_g) } |
73fba5f4 | 3511 | |
8d8f4e9f | 3512 | #define D2bv(_f) D((_f) | ByteOp), D(_f) |
f6511935 | 3513 | #define D2bvIP(_f, _i, _p) DIP((_f) | ByteOp, _i, _p), DIP(_f, _i, _p) |
8d8f4e9f | 3514 | #define I2bv(_f, _e) I((_f) | ByteOp, _e), I(_f, _e) |
d7841a4b TY |
3515 | #define I2bvIP(_f, _e, _i, _p) \ |
3516 | IIP((_f) | ByteOp, _e, _i, _p), IIP(_f, _e, _i, _p) | |
8d8f4e9f | 3517 | |
d67fc27a TY |
3518 | #define I6ALU(_f, _e) I2bv((_f) | DstMem | SrcReg | ModRM, _e), \ |
3519 | I2bv(((_f) | DstReg | SrcMem | ModRM) & ~Lock, _e), \ | |
3520 | I2bv(((_f) & ~Lock) | DstAcc | SrcImm, _e) | |
6230f7fc | 3521 | |
d7eb8203 | 3522 | static struct opcode group7_rm1[] = { |
1c2545be TY |
3523 | DI(SrcNone | Priv, monitor), |
3524 | DI(SrcNone | Priv, mwait), | |
d7eb8203 JR |
3525 | N, N, N, N, N, N, |
3526 | }; | |
3527 | ||
01de8b09 | 3528 | static struct opcode group7_rm3[] = { |
1c2545be TY |
3529 | DIP(SrcNone | Prot | Priv, vmrun, check_svme_pa), |
3530 | II(SrcNone | Prot | VendorSpecific, em_vmmcall, vmmcall), | |
3531 | DIP(SrcNone | Prot | Priv, vmload, check_svme_pa), | |
3532 | DIP(SrcNone | Prot | Priv, vmsave, check_svme_pa), | |
3533 | DIP(SrcNone | Prot | Priv, stgi, check_svme), | |
3534 | DIP(SrcNone | Prot | Priv, clgi, check_svme), | |
3535 | DIP(SrcNone | Prot | Priv, skinit, check_svme), | |
3536 | DIP(SrcNone | Prot | Priv, invlpga, check_svme), | |
01de8b09 | 3537 | }; |
6230f7fc | 3538 | |
d7eb8203 JR |
3539 | static struct opcode group7_rm7[] = { |
3540 | N, | |
1c2545be | 3541 | DIP(SrcNone, rdtscp, check_rdtsc), |
d7eb8203 JR |
3542 | N, N, N, N, N, N, |
3543 | }; | |
d67fc27a | 3544 | |
73fba5f4 | 3545 | static struct opcode group1[] = { |
d67fc27a | 3546 | I(Lock, em_add), |
d5ae7ce8 | 3547 | I(Lock | PageTable, em_or), |
d67fc27a TY |
3548 | I(Lock, em_adc), |
3549 | I(Lock, em_sbb), | |
d5ae7ce8 | 3550 | I(Lock | PageTable, em_and), |
d67fc27a TY |
3551 | I(Lock, em_sub), |
3552 | I(Lock, em_xor), | |
3553 | I(0, em_cmp), | |
73fba5f4 AK |
3554 | }; |
3555 | ||
3556 | static struct opcode group1A[] = { | |
1c2545be | 3557 | I(DstMem | SrcNone | Mov | Stack, em_pop), N, N, N, N, N, N, N, |
73fba5f4 AK |
3558 | }; |
3559 | ||
3560 | static struct opcode group3[] = { | |
1c2545be TY |
3561 | I(DstMem | SrcImm, em_test), |
3562 | I(DstMem | SrcImm, em_test), | |
3563 | I(DstMem | SrcNone | Lock, em_not), | |
3564 | I(DstMem | SrcNone | Lock, em_neg), | |
3565 | I(SrcMem, em_mul_ex), | |
3566 | I(SrcMem, em_imul_ex), | |
3567 | I(SrcMem, em_div_ex), | |
3568 | I(SrcMem, em_idiv_ex), | |
73fba5f4 AK |
3569 | }; |
3570 | ||
3571 | static struct opcode group4[] = { | |
1c2545be TY |
3572 | I(ByteOp | DstMem | SrcNone | Lock, em_grp45), |
3573 | I(ByteOp | DstMem | SrcNone | Lock, em_grp45), | |
73fba5f4 AK |
3574 | N, N, N, N, N, N, |
3575 | }; | |
3576 | ||
3577 | static struct opcode group5[] = { | |
1c2545be TY |
3578 | I(DstMem | SrcNone | Lock, em_grp45), |
3579 | I(DstMem | SrcNone | Lock, em_grp45), | |
3580 | I(SrcMem | Stack, em_grp45), | |
3581 | I(SrcMemFAddr | ImplicitOps | Stack, em_call_far), | |
3582 | I(SrcMem | Stack, em_grp45), | |
3583 | I(SrcMemFAddr | ImplicitOps, em_grp45), | |
3584 | I(SrcMem | Stack, em_grp45), N, | |
73fba5f4 AK |
3585 | }; |
3586 | ||
dee6bb70 | 3587 | static struct opcode group6[] = { |
1c2545be TY |
3588 | DI(Prot, sldt), |
3589 | DI(Prot, str), | |
a14e579f | 3590 | II(Prot | Priv | SrcMem16, em_lldt, lldt), |
80890006 | 3591 | II(Prot | Priv | SrcMem16, em_ltr, ltr), |
dee6bb70 JR |
3592 | N, N, N, N, |
3593 | }; | |
3594 | ||
73fba5f4 | 3595 | static struct group_dual group7 = { { |
96051572 AK |
3596 | II(Mov | DstMem | Priv, em_sgdt, sgdt), |
3597 | II(Mov | DstMem | Priv, em_sidt, sidt), | |
1c2545be TY |
3598 | II(SrcMem | Priv, em_lgdt, lgdt), |
3599 | II(SrcMem | Priv, em_lidt, lidt), | |
3600 | II(SrcNone | DstMem | Mov, em_smsw, smsw), N, | |
3601 | II(SrcMem16 | Mov | Priv, em_lmsw, lmsw), | |
3602 | II(SrcMem | ByteOp | Priv | NoAccess, em_invlpg, invlpg), | |
73fba5f4 | 3603 | }, { |
1c2545be | 3604 | I(SrcNone | Priv | VendorSpecific, em_vmcall), |
5ef39c71 | 3605 | EXT(0, group7_rm1), |
01de8b09 | 3606 | N, EXT(0, group7_rm3), |
1c2545be TY |
3607 | II(SrcNone | DstMem | Mov, em_smsw, smsw), N, |
3608 | II(SrcMem16 | Mov | Priv, em_lmsw, lmsw), | |
3609 | EXT(0, group7_rm7), | |
73fba5f4 AK |
3610 | } }; |
3611 | ||
3612 | static struct opcode group8[] = { | |
3613 | N, N, N, N, | |
1c2545be TY |
3614 | I(DstMem | SrcImmByte, em_bt), |
3615 | I(DstMem | SrcImmByte | Lock | PageTable, em_bts), | |
3616 | I(DstMem | SrcImmByte | Lock, em_btr), | |
3617 | I(DstMem | SrcImmByte | Lock | PageTable, em_btc), | |
73fba5f4 AK |
3618 | }; |
3619 | ||
3620 | static struct group_dual group9 = { { | |
1c2545be | 3621 | N, I(DstMem64 | Lock | PageTable, em_cmpxchg8b), N, N, N, N, N, N, |
73fba5f4 AK |
3622 | }, { |
3623 | N, N, N, N, N, N, N, N, | |
3624 | } }; | |
3625 | ||
a4d4a7c1 | 3626 | static struct opcode group11[] = { |
1c2545be | 3627 | I(DstMem | SrcImm | Mov | PageTable, em_mov), |
d5ae7ce8 | 3628 | X7(D(Undefined)), |
a4d4a7c1 AK |
3629 | }; |
3630 | ||
aa97bb48 | 3631 | static struct gprefix pfx_0f_6f_0f_7f = { |
e5971755 | 3632 | I(Mmx, em_mov), I(Sse | Aligned, em_mov), N, I(Sse | Unaligned, em_mov), |
aa97bb48 AK |
3633 | }; |
3634 | ||
3e114eb4 AK |
3635 | static struct gprefix pfx_vmovntpx = { |
3636 | I(0, em_mov), N, N, N, | |
3637 | }; | |
3638 | ||
73fba5f4 AK |
3639 | static struct opcode opcode_table[256] = { |
3640 | /* 0x00 - 0x07 */ | |
d67fc27a | 3641 | I6ALU(Lock, em_add), |
1cd196ea AK |
3642 | I(ImplicitOps | Stack | No64 | Src2ES, em_push_sreg), |
3643 | I(ImplicitOps | Stack | No64 | Src2ES, em_pop_sreg), | |
73fba5f4 | 3644 | /* 0x08 - 0x0F */ |
d5ae7ce8 | 3645 | I6ALU(Lock | PageTable, em_or), |
1cd196ea AK |
3646 | I(ImplicitOps | Stack | No64 | Src2CS, em_push_sreg), |
3647 | N, | |
73fba5f4 | 3648 | /* 0x10 - 0x17 */ |
d67fc27a | 3649 | I6ALU(Lock, em_adc), |
1cd196ea AK |
3650 | I(ImplicitOps | Stack | No64 | Src2SS, em_push_sreg), |
3651 | I(ImplicitOps | Stack | No64 | Src2SS, em_pop_sreg), | |
73fba5f4 | 3652 | /* 0x18 - 0x1F */ |
d67fc27a | 3653 | I6ALU(Lock, em_sbb), |
1cd196ea AK |
3654 | I(ImplicitOps | Stack | No64 | Src2DS, em_push_sreg), |
3655 | I(ImplicitOps | Stack | No64 | Src2DS, em_pop_sreg), | |
73fba5f4 | 3656 | /* 0x20 - 0x27 */ |
d5ae7ce8 | 3657 | I6ALU(Lock | PageTable, em_and), N, N, |
73fba5f4 | 3658 | /* 0x28 - 0x2F */ |
d67fc27a | 3659 | I6ALU(Lock, em_sub), N, I(ByteOp | DstAcc | No64, em_das), |
73fba5f4 | 3660 | /* 0x30 - 0x37 */ |
d67fc27a | 3661 | I6ALU(Lock, em_xor), N, N, |
73fba5f4 | 3662 | /* 0x38 - 0x3F */ |
d67fc27a | 3663 | I6ALU(0, em_cmp), N, N, |
73fba5f4 AK |
3664 | /* 0x40 - 0x4F */ |
3665 | X16(D(DstReg)), | |
3666 | /* 0x50 - 0x57 */ | |
63540382 | 3667 | X8(I(SrcReg | Stack, em_push)), |
73fba5f4 | 3668 | /* 0x58 - 0x5F */ |
c54fe504 | 3669 | X8(I(DstReg | Stack, em_pop)), |
73fba5f4 | 3670 | /* 0x60 - 0x67 */ |
b96a7fad TY |
3671 | I(ImplicitOps | Stack | No64, em_pusha), |
3672 | I(ImplicitOps | Stack | No64, em_popa), | |
73fba5f4 AK |
3673 | N, D(DstReg | SrcMem32 | ModRM | Mov) /* movsxd (x86/64) */ , |
3674 | N, N, N, N, | |
3675 | /* 0x68 - 0x6F */ | |
d46164db AK |
3676 | I(SrcImm | Mov | Stack, em_push), |
3677 | I(DstReg | SrcMem | ModRM | Src2Imm, em_imul_3op), | |
f3a1b9f4 AK |
3678 | I(SrcImmByte | Mov | Stack, em_push), |
3679 | I(DstReg | SrcMem | ModRM | Src2ImmByte, em_imul_3op), | |
2b5e97e1 TY |
3680 | I2bvIP(DstDI | SrcDX | Mov | String, em_in, ins, check_perm_in), /* insb, insw/insd */ |
3681 | I2bvIP(SrcSI | DstDX | String, em_out, outs, check_perm_out), /* outsb, outsw/outsd */ | |
73fba5f4 AK |
3682 | /* 0x70 - 0x7F */ |
3683 | X16(D(SrcImmByte)), | |
3684 | /* 0x80 - 0x87 */ | |
1c2545be TY |
3685 | G(ByteOp | DstMem | SrcImm, group1), |
3686 | G(DstMem | SrcImm, group1), | |
3687 | G(ByteOp | DstMem | SrcImm | No64, group1), | |
3688 | G(DstMem | SrcImmByte, group1), | |
9f21ca59 | 3689 | I2bv(DstMem | SrcReg | ModRM, em_test), |
d5ae7ce8 | 3690 | I2bv(DstMem | SrcReg | ModRM | Lock | PageTable, em_xchg), |
73fba5f4 | 3691 | /* 0x88 - 0x8F */ |
d5ae7ce8 | 3692 | I2bv(DstMem | SrcReg | ModRM | Mov | PageTable, em_mov), |
b9eac5f4 | 3693 | I2bv(DstReg | SrcMem | ModRM | Mov, em_mov), |
d5ae7ce8 | 3694 | I(DstMem | SrcNone | ModRM | Mov | PageTable, em_mov_rm_sreg), |
1bd5f469 TY |
3695 | D(ModRM | SrcMem | NoAccess | DstReg), |
3696 | I(ImplicitOps | SrcMem16 | ModRM, em_mov_sreg_rm), | |
3697 | G(0, group1A), | |
73fba5f4 | 3698 | /* 0x90 - 0x97 */ |
bf608f88 | 3699 | DI(SrcAcc | DstReg, pause), X7(D(SrcAcc | DstReg)), |
73fba5f4 | 3700 | /* 0x98 - 0x9F */ |
61429142 | 3701 | D(DstAcc | SrcNone), I(ImplicitOps | SrcAcc, em_cwd), |
cc4feed5 | 3702 | I(SrcImmFAddr | No64, em_call_far), N, |
62aaa2f0 | 3703 | II(ImplicitOps | Stack, em_pushf, pushf), |
2dd7caa0 | 3704 | II(ImplicitOps | Stack, em_popf, popf), N, I(ImplicitOps, em_lahf), |
73fba5f4 | 3705 | /* 0xA0 - 0xA7 */ |
b9eac5f4 | 3706 | I2bv(DstAcc | SrcMem | Mov | MemAbs, em_mov), |
d5ae7ce8 | 3707 | I2bv(DstMem | SrcAcc | Mov | MemAbs | PageTable, em_mov), |
b9eac5f4 | 3708 | I2bv(SrcSI | DstDI | Mov | String, em_mov), |
d67fc27a | 3709 | I2bv(SrcSI | DstDI | String, em_cmp), |
73fba5f4 | 3710 | /* 0xA8 - 0xAF */ |
9f21ca59 | 3711 | I2bv(DstAcc | SrcImm, em_test), |
b9eac5f4 AK |
3712 | I2bv(SrcAcc | DstDI | Mov | String, em_mov), |
3713 | I2bv(SrcSI | DstAcc | Mov | String, em_mov), | |
d67fc27a | 3714 | I2bv(SrcAcc | DstDI | String, em_cmp), |
73fba5f4 | 3715 | /* 0xB0 - 0xB7 */ |
b9eac5f4 | 3716 | X8(I(ByteOp | DstReg | SrcImm | Mov, em_mov)), |
73fba5f4 | 3717 | /* 0xB8 - 0xBF */ |
b9eac5f4 | 3718 | X8(I(DstReg | SrcImm | Mov, em_mov)), |
73fba5f4 | 3719 | /* 0xC0 - 0xC7 */ |
d2c6c7ad | 3720 | D2bv(DstMem | SrcImmByte | ModRM), |
40ece7c7 | 3721 | I(ImplicitOps | Stack | SrcImmU16, em_ret_near_imm), |
ebda02c2 | 3722 | I(ImplicitOps | Stack, em_ret), |
d4b4325f AK |
3723 | I(DstReg | SrcMemFAddr | ModRM | No64 | Src2ES, em_lseg), |
3724 | I(DstReg | SrcMemFAddr | ModRM | No64 | Src2DS, em_lseg), | |
a4d4a7c1 | 3725 | G(ByteOp, group11), G(0, group11), |
73fba5f4 | 3726 | /* 0xC8 - 0xCF */ |
612e89f0 AK |
3727 | I(Stack | SrcImmU16 | Src2ImmByte, em_enter), I(Stack, em_leave), |
3728 | N, I(ImplicitOps | Stack, em_ret_far), | |
3c6e276f | 3729 | D(ImplicitOps), DI(SrcImmByte, intn), |
db5b0762 | 3730 | D(ImplicitOps | No64), II(ImplicitOps, em_iret, iret), |
73fba5f4 | 3731 | /* 0xD0 - 0xD7 */ |
d2c6c7ad | 3732 | D2bv(DstMem | SrcOne | ModRM), D2bv(DstMem | ModRM), |
73fba5f4 AK |
3733 | N, N, N, N, |
3734 | /* 0xD8 - 0xDF */ | |
3735 | N, N, N, N, N, N, N, N, | |
3736 | /* 0xE0 - 0xE7 */ | |
d06e03ad TY |
3737 | X3(I(SrcImmByte, em_loop)), |
3738 | I(SrcImmByte, em_jcxz), | |
d7841a4b TY |
3739 | I2bvIP(SrcImmUByte | DstAcc, em_in, in, check_perm_in), |
3740 | I2bvIP(SrcAcc | DstImmUByte, em_out, out, check_perm_out), | |
73fba5f4 | 3741 | /* 0xE8 - 0xEF */ |
d4ddafcd | 3742 | I(SrcImm | Stack, em_call), D(SrcImm | ImplicitOps), |
db5b0762 | 3743 | I(SrcImmFAddr | No64, em_jmp_far), D(SrcImmByte | ImplicitOps), |
d7841a4b TY |
3744 | I2bvIP(SrcDX | DstAcc, em_in, in, check_perm_in), |
3745 | I2bvIP(SrcAcc | DstDX, em_out, out, check_perm_out), | |
73fba5f4 | 3746 | /* 0xF0 - 0xF7 */ |
bf608f88 | 3747 | N, DI(ImplicitOps, icebp), N, N, |
3c6e276f AK |
3748 | DI(ImplicitOps | Priv, hlt), D(ImplicitOps), |
3749 | G(ByteOp, group3), G(0, group3), | |
73fba5f4 | 3750 | /* 0xF8 - 0xFF */ |
f411e6cd TY |
3751 | D(ImplicitOps), D(ImplicitOps), |
3752 | I(ImplicitOps, em_cli), I(ImplicitOps, em_sti), | |
73fba5f4 AK |
3753 | D(ImplicitOps), D(ImplicitOps), G(0, group4), G(0, group5), |
3754 | }; | |
3755 | ||
3756 | static struct opcode twobyte_table[256] = { | |
3757 | /* 0x00 - 0x0F */ | |
dee6bb70 | 3758 | G(0, group6), GD(0, &group7), N, N, |
db5b0762 TY |
3759 | N, I(ImplicitOps | VendorSpecific, em_syscall), |
3760 | II(ImplicitOps | Priv, em_clts, clts), N, | |
3c6e276f | 3761 | DI(ImplicitOps | Priv, invd), DI(ImplicitOps | Priv, wbinvd), N, N, |
73fba5f4 AK |
3762 | N, D(ImplicitOps | ModRM), N, N, |
3763 | /* 0x10 - 0x1F */ | |
3764 | N, N, N, N, N, N, N, N, D(ImplicitOps | ModRM), N, N, N, N, N, N, N, | |
3765 | /* 0x20 - 0x2F */ | |
cfec82cb | 3766 | DIP(ModRM | DstMem | Priv | Op3264, cr_read, check_cr_read), |
3b88e41a | 3767 | DIP(ModRM | DstMem | Priv | Op3264, dr_read, check_dr_read), |
bc00f8d2 TY |
3768 | IIP(ModRM | SrcMem | Priv | Op3264, em_cr_write, cr_write, check_cr_write), |
3769 | IIP(ModRM | SrcMem | Priv | Op3264, em_dr_write, dr_write, check_dr_write), | |
73fba5f4 | 3770 | N, N, N, N, |
3e114eb4 AK |
3771 | N, N, N, GP(ModRM | DstMem | SrcReg | Sse | Mov | Aligned, &pfx_vmovntpx), |
3772 | N, N, N, N, | |
73fba5f4 | 3773 | /* 0x30 - 0x3F */ |
e1e210b0 | 3774 | II(ImplicitOps | Priv, em_wrmsr, wrmsr), |
8061252e | 3775 | IIP(ImplicitOps, em_rdtsc, rdtsc, check_rdtsc), |
e1e210b0 | 3776 | II(ImplicitOps | Priv, em_rdmsr, rdmsr), |
222d21aa | 3777 | IIP(ImplicitOps, em_rdpmc, rdpmc, check_rdpmc), |
db5b0762 TY |
3778 | I(ImplicitOps | VendorSpecific, em_sysenter), |
3779 | I(ImplicitOps | Priv | VendorSpecific, em_sysexit), | |
d867162c | 3780 | N, N, |
73fba5f4 AK |
3781 | N, N, N, N, N, N, N, N, |
3782 | /* 0x40 - 0x4F */ | |
3783 | X16(D(DstReg | SrcMem | ModRM | Mov)), | |
3784 | /* 0x50 - 0x5F */ | |
3785 | N, N, N, N, N, N, N, N, N, N, N, N, N, N, N, N, | |
3786 | /* 0x60 - 0x6F */ | |
aa97bb48 AK |
3787 | N, N, N, N, |
3788 | N, N, N, N, | |
3789 | N, N, N, N, | |
3790 | N, N, N, GP(SrcMem | DstReg | ModRM | Mov, &pfx_0f_6f_0f_7f), | |
73fba5f4 | 3791 | /* 0x70 - 0x7F */ |
aa97bb48 AK |
3792 | N, N, N, N, |
3793 | N, N, N, N, | |
3794 | N, N, N, N, | |
3795 | N, N, N, GP(SrcReg | DstMem | ModRM | Mov, &pfx_0f_6f_0f_7f), | |
73fba5f4 AK |
3796 | /* 0x80 - 0x8F */ |
3797 | X16(D(SrcImm)), | |
3798 | /* 0x90 - 0x9F */ | |
ee45b58e | 3799 | X16(D(ByteOp | DstMem | SrcNone | ModRM| Mov)), |
73fba5f4 | 3800 | /* 0xA0 - 0xA7 */ |
1cd196ea | 3801 | I(Stack | Src2FS, em_push_sreg), I(Stack | Src2FS, em_pop_sreg), |
6d6eede4 | 3802 | II(ImplicitOps, em_cpuid, cpuid), I(DstMem | SrcReg | ModRM | BitOp, em_bt), |
73fba5f4 AK |
3803 | D(DstMem | SrcReg | Src2ImmByte | ModRM), |
3804 | D(DstMem | SrcReg | Src2CL | ModRM), N, N, | |
3805 | /* 0xA8 - 0xAF */ | |
1cd196ea | 3806 | I(Stack | Src2GS, em_push_sreg), I(Stack | Src2GS, em_pop_sreg), |
d5ae7ce8 | 3807 | DI(ImplicitOps, rsm), |
ce7faab2 | 3808 | I(DstMem | SrcReg | ModRM | BitOp | Lock | PageTable, em_bts), |
73fba5f4 AK |
3809 | D(DstMem | SrcReg | Src2ImmByte | ModRM), |
3810 | D(DstMem | SrcReg | Src2CL | ModRM), | |
5c82aa29 | 3811 | D(ModRM), I(DstReg | SrcMem | ModRM, em_imul), |
73fba5f4 | 3812 | /* 0xB0 - 0xB7 */ |
e940b5c2 | 3813 | I2bv(DstMem | SrcReg | ModRM | Lock | PageTable, em_cmpxchg), |
d4b4325f | 3814 | I(DstReg | SrcMemFAddr | ModRM | Src2SS, em_lseg), |
ce7faab2 | 3815 | I(DstMem | SrcReg | ModRM | BitOp | Lock, em_btr), |
d4b4325f AK |
3816 | I(DstReg | SrcMemFAddr | ModRM | Src2FS, em_lseg), |
3817 | I(DstReg | SrcMemFAddr | ModRM | Src2GS, em_lseg), | |
2adb5ad9 | 3818 | D(DstReg | SrcMem8 | ModRM | Mov), D(DstReg | SrcMem16 | ModRM | Mov), |
73fba5f4 AK |
3819 | /* 0xB8 - 0xBF */ |
3820 | N, N, | |
ce7faab2 TY |
3821 | G(BitOp, group8), |
3822 | I(DstMem | SrcReg | ModRM | BitOp | Lock | PageTable, em_btc), | |
ff227392 | 3823 | I(DstReg | SrcMem | ModRM, em_bsf), I(DstReg | SrcMem | ModRM, em_bsr), |
2adb5ad9 | 3824 | D(DstReg | SrcMem8 | ModRM | Mov), D(DstReg | SrcMem16 | ModRM | Mov), |
9299836e | 3825 | /* 0xC0 - 0xC7 */ |
739ae406 | 3826 | D2bv(DstMem | SrcReg | ModRM | Lock), |
92f738a5 | 3827 | N, D(DstMem | SrcReg | ModRM | Mov), |
73fba5f4 | 3828 | N, N, N, GD(0, &group9), |
9299836e AK |
3829 | /* 0xC8 - 0xCF */ |
3830 | X8(I(DstReg, em_bswap)), | |
73fba5f4 AK |
3831 | /* 0xD0 - 0xDF */ |
3832 | N, N, N, N, N, N, N, N, N, N, N, N, N, N, N, N, | |
3833 | /* 0xE0 - 0xEF */ | |
3834 | N, N, N, N, N, N, N, N, N, N, N, N, N, N, N, N, | |
3835 | /* 0xF0 - 0xFF */ | |
3836 | N, N, N, N, N, N, N, N, N, N, N, N, N, N, N, N | |
3837 | }; | |
3838 | ||
3839 | #undef D | |
3840 | #undef N | |
3841 | #undef G | |
3842 | #undef GD | |
3843 | #undef I | |
aa97bb48 | 3844 | #undef GP |
01de8b09 | 3845 | #undef EXT |
73fba5f4 | 3846 | |
8d8f4e9f | 3847 | #undef D2bv |
f6511935 | 3848 | #undef D2bvIP |
8d8f4e9f | 3849 | #undef I2bv |
d7841a4b | 3850 | #undef I2bvIP |
d67fc27a | 3851 | #undef I6ALU |
8d8f4e9f | 3852 | |
9dac77fa | 3853 | static unsigned imm_size(struct x86_emulate_ctxt *ctxt) |
39f21ee5 AK |
3854 | { |
3855 | unsigned size; | |
3856 | ||
9dac77fa | 3857 | size = (ctxt->d & ByteOp) ? 1 : ctxt->op_bytes; |
39f21ee5 AK |
3858 | if (size == 8) |
3859 | size = 4; | |
3860 | return size; | |
3861 | } | |
3862 | ||
3863 | static int decode_imm(struct x86_emulate_ctxt *ctxt, struct operand *op, | |
3864 | unsigned size, bool sign_extension) | |
3865 | { | |
39f21ee5 AK |
3866 | int rc = X86EMUL_CONTINUE; |
3867 | ||
3868 | op->type = OP_IMM; | |
3869 | op->bytes = size; | |
9dac77fa | 3870 | op->addr.mem.ea = ctxt->_eip; |
39f21ee5 AK |
3871 | /* NB. Immediates are sign-extended as necessary. */ |
3872 | switch (op->bytes) { | |
3873 | case 1: | |
e85a1085 | 3874 | op->val = insn_fetch(s8, ctxt); |
39f21ee5 AK |
3875 | break; |
3876 | case 2: | |
e85a1085 | 3877 | op->val = insn_fetch(s16, ctxt); |
39f21ee5 AK |
3878 | break; |
3879 | case 4: | |
e85a1085 | 3880 | op->val = insn_fetch(s32, ctxt); |
39f21ee5 AK |
3881 | break; |
3882 | } | |
3883 | if (!sign_extension) { | |
3884 | switch (op->bytes) { | |
3885 | case 1: | |
3886 | op->val &= 0xff; | |
3887 | break; | |
3888 | case 2: | |
3889 | op->val &= 0xffff; | |
3890 | break; | |
3891 | case 4: | |
3892 | op->val &= 0xffffffff; | |
3893 | break; | |
3894 | } | |
3895 | } | |
3896 | done: | |
3897 | return rc; | |
3898 | } | |
3899 | ||
a9945549 AK |
3900 | static int decode_operand(struct x86_emulate_ctxt *ctxt, struct operand *op, |
3901 | unsigned d) | |
3902 | { | |
3903 | int rc = X86EMUL_CONTINUE; | |
3904 | ||
3905 | switch (d) { | |
3906 | case OpReg: | |
2adb5ad9 | 3907 | decode_register_operand(ctxt, op); |
a9945549 AK |
3908 | break; |
3909 | case OpImmUByte: | |
608aabe3 | 3910 | rc = decode_imm(ctxt, op, 1, false); |
a9945549 AK |
3911 | break; |
3912 | case OpMem: | |
41ddf978 | 3913 | ctxt->memop.bytes = (ctxt->d & ByteOp) ? 1 : ctxt->op_bytes; |
0fe59128 AK |
3914 | mem_common: |
3915 | *op = ctxt->memop; | |
3916 | ctxt->memopp = op; | |
3917 | if ((ctxt->d & BitOp) && op == &ctxt->dst) | |
a9945549 AK |
3918 | fetch_bit_operand(ctxt); |
3919 | op->orig_val = op->val; | |
3920 | break; | |
41ddf978 AK |
3921 | case OpMem64: |
3922 | ctxt->memop.bytes = 8; | |
3923 | goto mem_common; | |
a9945549 AK |
3924 | case OpAcc: |
3925 | op->type = OP_REG; | |
3926 | op->bytes = (ctxt->d & ByteOp) ? 1 : ctxt->op_bytes; | |
3927 | op->addr.reg = &ctxt->regs[VCPU_REGS_RAX]; | |
3928 | fetch_register_operand(op); | |
3929 | op->orig_val = op->val; | |
3930 | break; | |
3931 | case OpDI: | |
3932 | op->type = OP_MEM; | |
3933 | op->bytes = (ctxt->d & ByteOp) ? 1 : ctxt->op_bytes; | |
3934 | op->addr.mem.ea = | |
3935 | register_address(ctxt, ctxt->regs[VCPU_REGS_RDI]); | |
3936 | op->addr.mem.seg = VCPU_SREG_ES; | |
3937 | op->val = 0; | |
3938 | break; | |
3939 | case OpDX: | |
3940 | op->type = OP_REG; | |
3941 | op->bytes = 2; | |
3942 | op->addr.reg = &ctxt->regs[VCPU_REGS_RDX]; | |
3943 | fetch_register_operand(op); | |
3944 | break; | |
4dd6a57d AK |
3945 | case OpCL: |
3946 | op->bytes = 1; | |
3947 | op->val = ctxt->regs[VCPU_REGS_RCX] & 0xff; | |
3948 | break; | |
3949 | case OpImmByte: | |
3950 | rc = decode_imm(ctxt, op, 1, true); | |
3951 | break; | |
3952 | case OpOne: | |
3953 | op->bytes = 1; | |
3954 | op->val = 1; | |
3955 | break; | |
3956 | case OpImm: | |
3957 | rc = decode_imm(ctxt, op, imm_size(ctxt), true); | |
3958 | break; | |
28867cee AK |
3959 | case OpMem8: |
3960 | ctxt->memop.bytes = 1; | |
3961 | goto mem_common; | |
0fe59128 AK |
3962 | case OpMem16: |
3963 | ctxt->memop.bytes = 2; | |
3964 | goto mem_common; | |
3965 | case OpMem32: | |
3966 | ctxt->memop.bytes = 4; | |
3967 | goto mem_common; | |
3968 | case OpImmU16: | |
3969 | rc = decode_imm(ctxt, op, 2, false); | |
3970 | break; | |
3971 | case OpImmU: | |
3972 | rc = decode_imm(ctxt, op, imm_size(ctxt), false); | |
3973 | break; | |
3974 | case OpSI: | |
3975 | op->type = OP_MEM; | |
3976 | op->bytes = (ctxt->d & ByteOp) ? 1 : ctxt->op_bytes; | |
3977 | op->addr.mem.ea = | |
3978 | register_address(ctxt, ctxt->regs[VCPU_REGS_RSI]); | |
3979 | op->addr.mem.seg = seg_override(ctxt); | |
3980 | op->val = 0; | |
3981 | break; | |
3982 | case OpImmFAddr: | |
3983 | op->type = OP_IMM; | |
3984 | op->addr.mem.ea = ctxt->_eip; | |
3985 | op->bytes = ctxt->op_bytes + 2; | |
3986 | insn_fetch_arr(op->valptr, op->bytes, ctxt); | |
3987 | break; | |
3988 | case OpMemFAddr: | |
3989 | ctxt->memop.bytes = ctxt->op_bytes + 2; | |
3990 | goto mem_common; | |
c191a7a0 AK |
3991 | case OpES: |
3992 | op->val = VCPU_SREG_ES; | |
3993 | break; | |
3994 | case OpCS: | |
3995 | op->val = VCPU_SREG_CS; | |
3996 | break; | |
3997 | case OpSS: | |
3998 | op->val = VCPU_SREG_SS; | |
3999 | break; | |
4000 | case OpDS: | |
4001 | op->val = VCPU_SREG_DS; | |
4002 | break; | |
4003 | case OpFS: | |
4004 | op->val = VCPU_SREG_FS; | |
4005 | break; | |
4006 | case OpGS: | |
4007 | op->val = VCPU_SREG_GS; | |
4008 | break; | |
a9945549 AK |
4009 | case OpImplicit: |
4010 | /* Special instructions do their own operand decoding. */ | |
4011 | default: | |
4012 | op->type = OP_NONE; /* Disable writeback. */ | |
4013 | break; | |
4014 | } | |
4015 | ||
4016 | done: | |
4017 | return rc; | |
4018 | } | |
4019 | ||
ef5d75cc | 4020 | int x86_decode_insn(struct x86_emulate_ctxt *ctxt, void *insn, int insn_len) |
dde7e6d1 | 4021 | { |
dde7e6d1 AK |
4022 | int rc = X86EMUL_CONTINUE; |
4023 | int mode = ctxt->mode; | |
46561646 | 4024 | int def_op_bytes, def_ad_bytes, goffset, simd_prefix; |
0d7cdee8 | 4025 | bool op_prefix = false; |
46561646 | 4026 | struct opcode opcode; |
dde7e6d1 | 4027 | |
f09ed83e AK |
4028 | ctxt->memop.type = OP_NONE; |
4029 | ctxt->memopp = NULL; | |
9dac77fa AK |
4030 | ctxt->_eip = ctxt->eip; |
4031 | ctxt->fetch.start = ctxt->_eip; | |
4032 | ctxt->fetch.end = ctxt->fetch.start + insn_len; | |
dc25e89e | 4033 | if (insn_len > 0) |
9dac77fa | 4034 | memcpy(ctxt->fetch.data, insn, insn_len); |
dde7e6d1 AK |
4035 | |
4036 | switch (mode) { | |
4037 | case X86EMUL_MODE_REAL: | |
4038 | case X86EMUL_MODE_VM86: | |
4039 | case X86EMUL_MODE_PROT16: | |
4040 | def_op_bytes = def_ad_bytes = 2; | |
4041 | break; | |
4042 | case X86EMUL_MODE_PROT32: | |
4043 | def_op_bytes = def_ad_bytes = 4; | |
4044 | break; | |
4045 | #ifdef CONFIG_X86_64 | |
4046 | case X86EMUL_MODE_PROT64: | |
4047 | def_op_bytes = 4; | |
4048 | def_ad_bytes = 8; | |
4049 | break; | |
4050 | #endif | |
4051 | default: | |
1d2887e2 | 4052 | return EMULATION_FAILED; |
dde7e6d1 AK |
4053 | } |
4054 | ||
9dac77fa AK |
4055 | ctxt->op_bytes = def_op_bytes; |
4056 | ctxt->ad_bytes = def_ad_bytes; | |
dde7e6d1 AK |
4057 | |
4058 | /* Legacy prefixes. */ | |
4059 | for (;;) { | |
e85a1085 | 4060 | switch (ctxt->b = insn_fetch(u8, ctxt)) { |
dde7e6d1 | 4061 | case 0x66: /* operand-size override */ |
0d7cdee8 | 4062 | op_prefix = true; |
dde7e6d1 | 4063 | /* switch between 2/4 bytes */ |
9dac77fa | 4064 | ctxt->op_bytes = def_op_bytes ^ 6; |
dde7e6d1 AK |
4065 | break; |
4066 | case 0x67: /* address-size override */ | |
4067 | if (mode == X86EMUL_MODE_PROT64) | |
4068 | /* switch between 4/8 bytes */ | |
9dac77fa | 4069 | ctxt->ad_bytes = def_ad_bytes ^ 12; |
dde7e6d1 AK |
4070 | else |
4071 | /* switch between 2/4 bytes */ | |
9dac77fa | 4072 | ctxt->ad_bytes = def_ad_bytes ^ 6; |
dde7e6d1 AK |
4073 | break; |
4074 | case 0x26: /* ES override */ | |
4075 | case 0x2e: /* CS override */ | |
4076 | case 0x36: /* SS override */ | |
4077 | case 0x3e: /* DS override */ | |
9dac77fa | 4078 | set_seg_override(ctxt, (ctxt->b >> 3) & 3); |
dde7e6d1 AK |
4079 | break; |
4080 | case 0x64: /* FS override */ | |
4081 | case 0x65: /* GS override */ | |
9dac77fa | 4082 | set_seg_override(ctxt, ctxt->b & 7); |
dde7e6d1 AK |
4083 | break; |
4084 | case 0x40 ... 0x4f: /* REX */ | |
4085 | if (mode != X86EMUL_MODE_PROT64) | |
4086 | goto done_prefixes; | |
9dac77fa | 4087 | ctxt->rex_prefix = ctxt->b; |
dde7e6d1 AK |
4088 | continue; |
4089 | case 0xf0: /* LOCK */ | |
9dac77fa | 4090 | ctxt->lock_prefix = 1; |
dde7e6d1 AK |
4091 | break; |
4092 | case 0xf2: /* REPNE/REPNZ */ | |
dde7e6d1 | 4093 | case 0xf3: /* REP/REPE/REPZ */ |
9dac77fa | 4094 | ctxt->rep_prefix = ctxt->b; |
dde7e6d1 AK |
4095 | break; |
4096 | default: | |
4097 | goto done_prefixes; | |
4098 | } | |
4099 | ||
4100 | /* Any legacy prefix after a REX prefix nullifies its effect. */ | |
4101 | ||
9dac77fa | 4102 | ctxt->rex_prefix = 0; |
dde7e6d1 AK |
4103 | } |
4104 | ||
4105 | done_prefixes: | |
4106 | ||
4107 | /* REX prefix. */ | |
9dac77fa AK |
4108 | if (ctxt->rex_prefix & 8) |
4109 | ctxt->op_bytes = 8; /* REX.W */ | |
dde7e6d1 AK |
4110 | |
4111 | /* Opcode byte(s). */ | |
9dac77fa | 4112 | opcode = opcode_table[ctxt->b]; |
d3ad6243 | 4113 | /* Two-byte opcode? */ |
9dac77fa AK |
4114 | if (ctxt->b == 0x0f) { |
4115 | ctxt->twobyte = 1; | |
e85a1085 | 4116 | ctxt->b = insn_fetch(u8, ctxt); |
9dac77fa | 4117 | opcode = twobyte_table[ctxt->b]; |
dde7e6d1 | 4118 | } |
9dac77fa | 4119 | ctxt->d = opcode.flags; |
dde7e6d1 | 4120 | |
9f4260e7 TY |
4121 | if (ctxt->d & ModRM) |
4122 | ctxt->modrm = insn_fetch(u8, ctxt); | |
4123 | ||
9dac77fa AK |
4124 | while (ctxt->d & GroupMask) { |
4125 | switch (ctxt->d & GroupMask) { | |
46561646 | 4126 | case Group: |
9dac77fa | 4127 | goffset = (ctxt->modrm >> 3) & 7; |
46561646 AK |
4128 | opcode = opcode.u.group[goffset]; |
4129 | break; | |
4130 | case GroupDual: | |
9dac77fa AK |
4131 | goffset = (ctxt->modrm >> 3) & 7; |
4132 | if ((ctxt->modrm >> 6) == 3) | |
46561646 AK |
4133 | opcode = opcode.u.gdual->mod3[goffset]; |
4134 | else | |
4135 | opcode = opcode.u.gdual->mod012[goffset]; | |
4136 | break; | |
4137 | case RMExt: | |
9dac77fa | 4138 | goffset = ctxt->modrm & 7; |
01de8b09 | 4139 | opcode = opcode.u.group[goffset]; |
46561646 AK |
4140 | break; |
4141 | case Prefix: | |
9dac77fa | 4142 | if (ctxt->rep_prefix && op_prefix) |
1d2887e2 | 4143 | return EMULATION_FAILED; |
9dac77fa | 4144 | simd_prefix = op_prefix ? 0x66 : ctxt->rep_prefix; |
46561646 AK |
4145 | switch (simd_prefix) { |
4146 | case 0x00: opcode = opcode.u.gprefix->pfx_no; break; | |
4147 | case 0x66: opcode = opcode.u.gprefix->pfx_66; break; | |
4148 | case 0xf2: opcode = opcode.u.gprefix->pfx_f2; break; | |
4149 | case 0xf3: opcode = opcode.u.gprefix->pfx_f3; break; | |
4150 | } | |
4151 | break; | |
4152 | default: | |
1d2887e2 | 4153 | return EMULATION_FAILED; |
0d7cdee8 | 4154 | } |
46561646 | 4155 | |
b1ea50b2 | 4156 | ctxt->d &= ~(u64)GroupMask; |
9dac77fa | 4157 | ctxt->d |= opcode.flags; |
0d7cdee8 AK |
4158 | } |
4159 | ||
9dac77fa AK |
4160 | ctxt->execute = opcode.u.execute; |
4161 | ctxt->check_perm = opcode.check_perm; | |
4162 | ctxt->intercept = opcode.intercept; | |
dde7e6d1 AK |
4163 | |
4164 | /* Unrecognised? */ | |
9dac77fa | 4165 | if (ctxt->d == 0 || (ctxt->d & Undefined)) |
1d2887e2 | 4166 | return EMULATION_FAILED; |
dde7e6d1 | 4167 | |
9dac77fa | 4168 | if (!(ctxt->d & VendorSpecific) && ctxt->only_vendor_specific_insn) |
1d2887e2 | 4169 | return EMULATION_FAILED; |
d867162c | 4170 | |
9dac77fa AK |
4171 | if (mode == X86EMUL_MODE_PROT64 && (ctxt->d & Stack)) |
4172 | ctxt->op_bytes = 8; | |
dde7e6d1 | 4173 | |
9dac77fa | 4174 | if (ctxt->d & Op3264) { |
7f9b4b75 | 4175 | if (mode == X86EMUL_MODE_PROT64) |
9dac77fa | 4176 | ctxt->op_bytes = 8; |
7f9b4b75 | 4177 | else |
9dac77fa | 4178 | ctxt->op_bytes = 4; |
7f9b4b75 AK |
4179 | } |
4180 | ||
9dac77fa AK |
4181 | if (ctxt->d & Sse) |
4182 | ctxt->op_bytes = 16; | |
cbe2c9d3 AK |
4183 | else if (ctxt->d & Mmx) |
4184 | ctxt->op_bytes = 8; | |
1253791d | 4185 | |
dde7e6d1 | 4186 | /* ModRM and SIB bytes. */ |
9dac77fa | 4187 | if (ctxt->d & ModRM) { |
f09ed83e | 4188 | rc = decode_modrm(ctxt, &ctxt->memop); |
9dac77fa AK |
4189 | if (!ctxt->has_seg_override) |
4190 | set_seg_override(ctxt, ctxt->modrm_seg); | |
4191 | } else if (ctxt->d & MemAbs) | |
f09ed83e | 4192 | rc = decode_abs(ctxt, &ctxt->memop); |
dde7e6d1 AK |
4193 | if (rc != X86EMUL_CONTINUE) |
4194 | goto done; | |
4195 | ||
9dac77fa AK |
4196 | if (!ctxt->has_seg_override) |
4197 | set_seg_override(ctxt, VCPU_SREG_DS); | |
dde7e6d1 | 4198 | |
f09ed83e | 4199 | ctxt->memop.addr.mem.seg = seg_override(ctxt); |
dde7e6d1 | 4200 | |
f09ed83e AK |
4201 | if (ctxt->memop.type == OP_MEM && ctxt->ad_bytes != 8) |
4202 | ctxt->memop.addr.mem.ea = (u32)ctxt->memop.addr.mem.ea; | |
dde7e6d1 | 4203 | |
dde7e6d1 AK |
4204 | /* |
4205 | * Decode and fetch the source operand: register, memory | |
4206 | * or immediate. | |
4207 | */ | |
0fe59128 | 4208 | rc = decode_operand(ctxt, &ctxt->src, (ctxt->d >> SrcShift) & OpMask); |
39f21ee5 AK |
4209 | if (rc != X86EMUL_CONTINUE) |
4210 | goto done; | |
4211 | ||
dde7e6d1 AK |
4212 | /* |
4213 | * Decode and fetch the second source operand: register, memory | |
4214 | * or immediate. | |
4215 | */ | |
4dd6a57d | 4216 | rc = decode_operand(ctxt, &ctxt->src2, (ctxt->d >> Src2Shift) & OpMask); |
39f21ee5 AK |
4217 | if (rc != X86EMUL_CONTINUE) |
4218 | goto done; | |
4219 | ||
dde7e6d1 | 4220 | /* Decode and fetch the destination operand: register or memory. */ |
a9945549 | 4221 | rc = decode_operand(ctxt, &ctxt->dst, (ctxt->d >> DstShift) & OpMask); |
dde7e6d1 AK |
4222 | |
4223 | done: | |
f09ed83e AK |
4224 | if (ctxt->memopp && ctxt->memopp->type == OP_MEM && ctxt->rip_relative) |
4225 | ctxt->memopp->addr.mem.ea += ctxt->_eip; | |
cb16c348 | 4226 | |
1d2887e2 | 4227 | return (rc != X86EMUL_CONTINUE) ? EMULATION_FAILED : EMULATION_OK; |
dde7e6d1 AK |
4228 | } |
4229 | ||
1cb3f3ae XG |
4230 | bool x86_page_table_writing_insn(struct x86_emulate_ctxt *ctxt) |
4231 | { | |
4232 | return ctxt->d & PageTable; | |
4233 | } | |
4234 | ||
3e2f65d5 GN |
4235 | static bool string_insn_completed(struct x86_emulate_ctxt *ctxt) |
4236 | { | |
3e2f65d5 GN |
4237 | /* The second termination condition only applies for REPE |
4238 | * and REPNE. Test if the repeat string operation prefix is | |
4239 | * REPE/REPZ or REPNE/REPNZ and if it's the case it tests the | |
4240 | * corresponding termination condition according to: | |
4241 | * - if REPE/REPZ and ZF = 0 then done | |
4242 | * - if REPNE/REPNZ and ZF = 1 then done | |
4243 | */ | |
9dac77fa AK |
4244 | if (((ctxt->b == 0xa6) || (ctxt->b == 0xa7) || |
4245 | (ctxt->b == 0xae) || (ctxt->b == 0xaf)) | |
4246 | && (((ctxt->rep_prefix == REPE_PREFIX) && | |
3e2f65d5 | 4247 | ((ctxt->eflags & EFLG_ZF) == 0)) |
9dac77fa | 4248 | || ((ctxt->rep_prefix == REPNE_PREFIX) && |
3e2f65d5 GN |
4249 | ((ctxt->eflags & EFLG_ZF) == EFLG_ZF)))) |
4250 | return true; | |
4251 | ||
4252 | return false; | |
4253 | } | |
4254 | ||
cbe2c9d3 AK |
4255 | static int flush_pending_x87_faults(struct x86_emulate_ctxt *ctxt) |
4256 | { | |
4257 | bool fault = false; | |
4258 | ||
4259 | ctxt->ops->get_fpu(ctxt); | |
4260 | asm volatile("1: fwait \n\t" | |
4261 | "2: \n\t" | |
4262 | ".pushsection .fixup,\"ax\" \n\t" | |
4263 | "3: \n\t" | |
4264 | "movb $1, %[fault] \n\t" | |
4265 | "jmp 2b \n\t" | |
4266 | ".popsection \n\t" | |
4267 | _ASM_EXTABLE(1b, 3b) | |
38e8a2dd | 4268 | : [fault]"+qm"(fault)); |
cbe2c9d3 AK |
4269 | ctxt->ops->put_fpu(ctxt); |
4270 | ||
4271 | if (unlikely(fault)) | |
4272 | return emulate_exception(ctxt, MF_VECTOR, 0, false); | |
4273 | ||
4274 | return X86EMUL_CONTINUE; | |
4275 | } | |
4276 | ||
4277 | static void fetch_possible_mmx_operand(struct x86_emulate_ctxt *ctxt, | |
4278 | struct operand *op) | |
4279 | { | |
4280 | if (op->type == OP_MM) | |
4281 | read_mmx_reg(ctxt, &op->mm_val, op->addr.mm); | |
4282 | } | |
4283 | ||
7b105ca2 | 4284 | int x86_emulate_insn(struct x86_emulate_ctxt *ctxt) |
8b4caf66 | 4285 | { |
9aabc88f | 4286 | struct x86_emulate_ops *ops = ctxt->ops; |
1b30eaa8 | 4287 | int rc = X86EMUL_CONTINUE; |
9dac77fa | 4288 | int saved_dst_type = ctxt->dst.type; |
8b4caf66 | 4289 | |
9dac77fa | 4290 | ctxt->mem_read.pos = 0; |
310b5d30 | 4291 | |
9dac77fa | 4292 | if (ctxt->mode == X86EMUL_MODE_PROT64 && (ctxt->d & No64)) { |
35d3d4a1 | 4293 | rc = emulate_ud(ctxt); |
1161624f GN |
4294 | goto done; |
4295 | } | |
4296 | ||
d380a5e4 | 4297 | /* LOCK prefix is allowed only with some instructions */ |
9dac77fa | 4298 | if (ctxt->lock_prefix && (!(ctxt->d & Lock) || ctxt->dst.type != OP_MEM)) { |
35d3d4a1 | 4299 | rc = emulate_ud(ctxt); |
d380a5e4 GN |
4300 | goto done; |
4301 | } | |
4302 | ||
9dac77fa | 4303 | if ((ctxt->d & SrcMask) == SrcMemFAddr && ctxt->src.type != OP_MEM) { |
35d3d4a1 | 4304 | rc = emulate_ud(ctxt); |
081bca0e AK |
4305 | goto done; |
4306 | } | |
4307 | ||
cbe2c9d3 AK |
4308 | if (((ctxt->d & (Sse|Mmx)) && ((ops->get_cr(ctxt, 0) & X86_CR0_EM))) |
4309 | || ((ctxt->d & Sse) && !(ops->get_cr(ctxt, 4) & X86_CR4_OSFXSR))) { | |
1253791d AK |
4310 | rc = emulate_ud(ctxt); |
4311 | goto done; | |
4312 | } | |
4313 | ||
cbe2c9d3 | 4314 | if ((ctxt->d & (Sse|Mmx)) && (ops->get_cr(ctxt, 0) & X86_CR0_TS)) { |
1253791d AK |
4315 | rc = emulate_nm(ctxt); |
4316 | goto done; | |
4317 | } | |
4318 | ||
cbe2c9d3 AK |
4319 | if (ctxt->d & Mmx) { |
4320 | rc = flush_pending_x87_faults(ctxt); | |
4321 | if (rc != X86EMUL_CONTINUE) | |
4322 | goto done; | |
4323 | /* | |
4324 | * Now that we know the fpu is exception safe, we can fetch | |
4325 | * operands from it. | |
4326 | */ | |
4327 | fetch_possible_mmx_operand(ctxt, &ctxt->src); | |
4328 | fetch_possible_mmx_operand(ctxt, &ctxt->src2); | |
4329 | if (!(ctxt->d & Mov)) | |
4330 | fetch_possible_mmx_operand(ctxt, &ctxt->dst); | |
4331 | } | |
4332 | ||
9dac77fa AK |
4333 | if (unlikely(ctxt->guest_mode) && ctxt->intercept) { |
4334 | rc = emulator_check_intercept(ctxt, ctxt->intercept, | |
8a76d7f2 | 4335 | X86_ICPT_PRE_EXCEPT); |
c4f035c6 AK |
4336 | if (rc != X86EMUL_CONTINUE) |
4337 | goto done; | |
4338 | } | |
4339 | ||
e92805ac | 4340 | /* Privileged instruction can be executed only in CPL=0 */ |
9dac77fa | 4341 | if ((ctxt->d & Priv) && ops->cpl(ctxt)) { |
35d3d4a1 | 4342 | rc = emulate_gp(ctxt, 0); |
e92805ac GN |
4343 | goto done; |
4344 | } | |
4345 | ||
8ea7d6ae | 4346 | /* Instruction can only be executed in protected mode */ |
9dac77fa | 4347 | if ((ctxt->d & Prot) && !(ctxt->mode & X86EMUL_MODE_PROT)) { |
8ea7d6ae JR |
4348 | rc = emulate_ud(ctxt); |
4349 | goto done; | |
4350 | } | |
4351 | ||
d09beabd | 4352 | /* Do instruction specific permission checks */ |
9dac77fa AK |
4353 | if (ctxt->check_perm) { |
4354 | rc = ctxt->check_perm(ctxt); | |
d09beabd JR |
4355 | if (rc != X86EMUL_CONTINUE) |
4356 | goto done; | |
4357 | } | |
4358 | ||
9dac77fa AK |
4359 | if (unlikely(ctxt->guest_mode) && ctxt->intercept) { |
4360 | rc = emulator_check_intercept(ctxt, ctxt->intercept, | |
8a76d7f2 | 4361 | X86_ICPT_POST_EXCEPT); |
c4f035c6 AK |
4362 | if (rc != X86EMUL_CONTINUE) |
4363 | goto done; | |
4364 | } | |
4365 | ||
9dac77fa | 4366 | if (ctxt->rep_prefix && (ctxt->d & String)) { |
b9fa9d6b | 4367 | /* All REP prefixes have the same first termination condition */ |
9dac77fa AK |
4368 | if (address_mask(ctxt, ctxt->regs[VCPU_REGS_RCX]) == 0) { |
4369 | ctxt->eip = ctxt->_eip; | |
b9fa9d6b AK |
4370 | goto done; |
4371 | } | |
b9fa9d6b AK |
4372 | } |
4373 | ||
9dac77fa AK |
4374 | if ((ctxt->src.type == OP_MEM) && !(ctxt->d & NoAccess)) { |
4375 | rc = segmented_read(ctxt, ctxt->src.addr.mem, | |
4376 | ctxt->src.valptr, ctxt->src.bytes); | |
b60d513c | 4377 | if (rc != X86EMUL_CONTINUE) |
8b4caf66 | 4378 | goto done; |
9dac77fa | 4379 | ctxt->src.orig_val64 = ctxt->src.val64; |
8b4caf66 LV |
4380 | } |
4381 | ||
9dac77fa AK |
4382 | if (ctxt->src2.type == OP_MEM) { |
4383 | rc = segmented_read(ctxt, ctxt->src2.addr.mem, | |
4384 | &ctxt->src2.val, ctxt->src2.bytes); | |
e35b7b9c GN |
4385 | if (rc != X86EMUL_CONTINUE) |
4386 | goto done; | |
4387 | } | |
4388 | ||
9dac77fa | 4389 | if ((ctxt->d & DstMask) == ImplicitOps) |
8b4caf66 LV |
4390 | goto special_insn; |
4391 | ||
4392 | ||
9dac77fa | 4393 | if ((ctxt->dst.type == OP_MEM) && !(ctxt->d & Mov)) { |
69f55cb1 | 4394 | /* optimisation - avoid slow emulated read if Mov */ |
9dac77fa AK |
4395 | rc = segmented_read(ctxt, ctxt->dst.addr.mem, |
4396 | &ctxt->dst.val, ctxt->dst.bytes); | |
69f55cb1 GN |
4397 | if (rc != X86EMUL_CONTINUE) |
4398 | goto done; | |
038e51de | 4399 | } |
9dac77fa | 4400 | ctxt->dst.orig_val = ctxt->dst.val; |
038e51de | 4401 | |
018a98db AK |
4402 | special_insn: |
4403 | ||
9dac77fa AK |
4404 | if (unlikely(ctxt->guest_mode) && ctxt->intercept) { |
4405 | rc = emulator_check_intercept(ctxt, ctxt->intercept, | |
8a76d7f2 | 4406 | X86_ICPT_POST_MEMACCESS); |
c4f035c6 AK |
4407 | if (rc != X86EMUL_CONTINUE) |
4408 | goto done; | |
4409 | } | |
4410 | ||
9dac77fa AK |
4411 | if (ctxt->execute) { |
4412 | rc = ctxt->execute(ctxt); | |
ef65c889 AK |
4413 | if (rc != X86EMUL_CONTINUE) |
4414 | goto done; | |
4415 | goto writeback; | |
4416 | } | |
4417 | ||
9dac77fa | 4418 | if (ctxt->twobyte) |
6aa8b732 AK |
4419 | goto twobyte_insn; |
4420 | ||
9dac77fa | 4421 | switch (ctxt->b) { |
33615aa9 | 4422 | case 0x40 ... 0x47: /* inc r16/r32 */ |
d1eef45d | 4423 | emulate_1op(ctxt, "inc"); |
33615aa9 AK |
4424 | break; |
4425 | case 0x48 ... 0x4f: /* dec r16/r32 */ | |
d1eef45d | 4426 | emulate_1op(ctxt, "dec"); |
33615aa9 | 4427 | break; |
6aa8b732 | 4428 | case 0x63: /* movsxd */ |
8b4caf66 | 4429 | if (ctxt->mode != X86EMUL_MODE_PROT64) |
6aa8b732 | 4430 | goto cannot_emulate; |
9dac77fa | 4431 | ctxt->dst.val = (s32) ctxt->src.val; |
6aa8b732 | 4432 | break; |
b2833e3c | 4433 | case 0x70 ... 0x7f: /* jcc (short) */ |
9dac77fa AK |
4434 | if (test_cc(ctxt->b, ctxt->eflags)) |
4435 | jmp_rel(ctxt, ctxt->src.val); | |
018a98db | 4436 | break; |
7e0b54b1 | 4437 | case 0x8d: /* lea r16/r32, m */ |
9dac77fa | 4438 | ctxt->dst.val = ctxt->src.addr.mem.ea; |
7e0b54b1 | 4439 | break; |
3d9e77df | 4440 | case 0x90 ... 0x97: /* nop / xchg reg, rax */ |
9dac77fa | 4441 | if (ctxt->dst.addr.reg == &ctxt->regs[VCPU_REGS_RAX]) |
34698d8c | 4442 | break; |
e4f973ae TY |
4443 | rc = em_xchg(ctxt); |
4444 | break; | |
e8b6fa70 | 4445 | case 0x98: /* cbw/cwde/cdqe */ |
9dac77fa AK |
4446 | switch (ctxt->op_bytes) { |
4447 | case 2: ctxt->dst.val = (s8)ctxt->dst.val; break; | |
4448 | case 4: ctxt->dst.val = (s16)ctxt->dst.val; break; | |
4449 | case 8: ctxt->dst.val = (s32)ctxt->dst.val; break; | |
e8b6fa70 WY |
4450 | } |
4451 | break; | |
018a98db | 4452 | case 0xc0 ... 0xc1: |
51187683 | 4453 | rc = em_grp2(ctxt); |
018a98db | 4454 | break; |
6e154e56 | 4455 | case 0xcc: /* int3 */ |
5c5df76b TY |
4456 | rc = emulate_int(ctxt, 3); |
4457 | break; | |
6e154e56 | 4458 | case 0xcd: /* int n */ |
9dac77fa | 4459 | rc = emulate_int(ctxt, ctxt->src.val); |
6e154e56 MG |
4460 | break; |
4461 | case 0xce: /* into */ | |
5c5df76b TY |
4462 | if (ctxt->eflags & EFLG_OF) |
4463 | rc = emulate_int(ctxt, 4); | |
6e154e56 | 4464 | break; |
018a98db | 4465 | case 0xd0 ... 0xd1: /* Grp2 */ |
51187683 | 4466 | rc = em_grp2(ctxt); |
018a98db AK |
4467 | break; |
4468 | case 0xd2 ... 0xd3: /* Grp2 */ | |
9dac77fa | 4469 | ctxt->src.val = ctxt->regs[VCPU_REGS_RCX]; |
51187683 | 4470 | rc = em_grp2(ctxt); |
018a98db | 4471 | break; |
1a52e051 | 4472 | case 0xe9: /* jmp rel */ |
db5b0762 | 4473 | case 0xeb: /* jmp rel short */ |
9dac77fa AK |
4474 | jmp_rel(ctxt, ctxt->src.val); |
4475 | ctxt->dst.type = OP_NONE; /* Disable writeback. */ | |
1a52e051 | 4476 | break; |
111de5d6 | 4477 | case 0xf4: /* hlt */ |
6c3287f7 | 4478 | ctxt->ops->halt(ctxt); |
19fdfa0d | 4479 | break; |
111de5d6 AK |
4480 | case 0xf5: /* cmc */ |
4481 | /* complement carry flag from eflags reg */ | |
4482 | ctxt->eflags ^= EFLG_CF; | |
111de5d6 AK |
4483 | break; |
4484 | case 0xf8: /* clc */ | |
4485 | ctxt->eflags &= ~EFLG_CF; | |
111de5d6 | 4486 | break; |
8744aa9a MG |
4487 | case 0xf9: /* stc */ |
4488 | ctxt->eflags |= EFLG_CF; | |
4489 | break; | |
fb4616f4 MG |
4490 | case 0xfc: /* cld */ |
4491 | ctxt->eflags &= ~EFLG_DF; | |
fb4616f4 MG |
4492 | break; |
4493 | case 0xfd: /* std */ | |
4494 | ctxt->eflags |= EFLG_DF; | |
fb4616f4 | 4495 | break; |
91269b8f AK |
4496 | default: |
4497 | goto cannot_emulate; | |
6aa8b732 | 4498 | } |
018a98db | 4499 | |
7d9ddaed AK |
4500 | if (rc != X86EMUL_CONTINUE) |
4501 | goto done; | |
4502 | ||
018a98db | 4503 | writeback: |
adddcecf | 4504 | rc = writeback(ctxt); |
1b30eaa8 | 4505 | if (rc != X86EMUL_CONTINUE) |
018a98db AK |
4506 | goto done; |
4507 | ||
5cd21917 GN |
4508 | /* |
4509 | * restore dst type in case the decoding will be reused | |
4510 | * (happens for string instruction ) | |
4511 | */ | |
9dac77fa | 4512 | ctxt->dst.type = saved_dst_type; |
5cd21917 | 4513 | |
9dac77fa AK |
4514 | if ((ctxt->d & SrcMask) == SrcSI) |
4515 | string_addr_inc(ctxt, seg_override(ctxt), | |
4516 | VCPU_REGS_RSI, &ctxt->src); | |
a682e354 | 4517 | |
9dac77fa | 4518 | if ((ctxt->d & DstMask) == DstDI) |
90de84f5 | 4519 | string_addr_inc(ctxt, VCPU_SREG_ES, VCPU_REGS_RDI, |
9dac77fa | 4520 | &ctxt->dst); |
d9271123 | 4521 | |
9dac77fa AK |
4522 | if (ctxt->rep_prefix && (ctxt->d & String)) { |
4523 | struct read_cache *r = &ctxt->io_read; | |
4524 | register_address_increment(ctxt, &ctxt->regs[VCPU_REGS_RCX], -1); | |
3e2f65d5 | 4525 | |
d2ddd1c4 GN |
4526 | if (!string_insn_completed(ctxt)) { |
4527 | /* | |
4528 | * Re-enter guest when pio read ahead buffer is empty | |
4529 | * or, if it is not used, after each 1024 iteration. | |
4530 | */ | |
9dac77fa | 4531 | if ((r->end != 0 || ctxt->regs[VCPU_REGS_RCX] & 0x3ff) && |
d2ddd1c4 GN |
4532 | (r->end == 0 || r->end != r->pos)) { |
4533 | /* | |
4534 | * Reset read cache. Usually happens before | |
4535 | * decode, but since instruction is restarted | |
4536 | * we have to do it here. | |
4537 | */ | |
9dac77fa | 4538 | ctxt->mem_read.end = 0; |
d2ddd1c4 GN |
4539 | return EMULATION_RESTART; |
4540 | } | |
4541 | goto done; /* skip rip writeback */ | |
0fa6ccbd | 4542 | } |
5cd21917 | 4543 | } |
d2ddd1c4 | 4544 | |
9dac77fa | 4545 | ctxt->eip = ctxt->_eip; |
018a98db AK |
4546 | |
4547 | done: | |
da9cb575 AK |
4548 | if (rc == X86EMUL_PROPAGATE_FAULT) |
4549 | ctxt->have_exception = true; | |
775fde86 JR |
4550 | if (rc == X86EMUL_INTERCEPTED) |
4551 | return EMULATION_INTERCEPTED; | |
4552 | ||
d2ddd1c4 | 4553 | return (rc == X86EMUL_UNHANDLEABLE) ? EMULATION_FAILED : EMULATION_OK; |
6aa8b732 AK |
4554 | |
4555 | twobyte_insn: | |
9dac77fa | 4556 | switch (ctxt->b) { |
018a98db | 4557 | case 0x09: /* wbinvd */ |
cfb22375 | 4558 | (ctxt->ops->wbinvd)(ctxt); |
f5f48ee1 SY |
4559 | break; |
4560 | case 0x08: /* invd */ | |
018a98db AK |
4561 | case 0x0d: /* GrpP (prefetch) */ |
4562 | case 0x18: /* Grp16 (prefetch/nop) */ | |
018a98db AK |
4563 | break; |
4564 | case 0x20: /* mov cr, reg */ | |
9dac77fa | 4565 | ctxt->dst.val = ops->get_cr(ctxt, ctxt->modrm_reg); |
018a98db | 4566 | break; |
6aa8b732 | 4567 | case 0x21: /* mov from dr to reg */ |
9dac77fa | 4568 | ops->get_dr(ctxt, ctxt->modrm_reg, &ctxt->dst.val); |
6aa8b732 | 4569 | break; |
6aa8b732 | 4570 | case 0x40 ... 0x4f: /* cmov */ |
9dac77fa AK |
4571 | ctxt->dst.val = ctxt->dst.orig_val = ctxt->src.val; |
4572 | if (!test_cc(ctxt->b, ctxt->eflags)) | |
4573 | ctxt->dst.type = OP_NONE; /* no writeback */ | |
6aa8b732 | 4574 | break; |
b2833e3c | 4575 | case 0x80 ... 0x8f: /* jnz rel, etc*/ |
9dac77fa AK |
4576 | if (test_cc(ctxt->b, ctxt->eflags)) |
4577 | jmp_rel(ctxt, ctxt->src.val); | |
018a98db | 4578 | break; |
ee45b58e | 4579 | case 0x90 ... 0x9f: /* setcc r/m8 */ |
9dac77fa | 4580 | ctxt->dst.val = test_cc(ctxt->b, ctxt->eflags); |
ee45b58e | 4581 | break; |
9bf8ea42 GT |
4582 | case 0xa4: /* shld imm8, r, r/m */ |
4583 | case 0xa5: /* shld cl, r, r/m */ | |
761441b9 | 4584 | emulate_2op_cl(ctxt, "shld"); |
9bf8ea42 | 4585 | break; |
9bf8ea42 GT |
4586 | case 0xac: /* shrd imm8, r, r/m */ |
4587 | case 0xad: /* shrd cl, r, r/m */ | |
761441b9 | 4588 | emulate_2op_cl(ctxt, "shrd"); |
9bf8ea42 | 4589 | break; |
2a7c5b8b GC |
4590 | case 0xae: /* clflush */ |
4591 | break; | |
6aa8b732 | 4592 | case 0xb6 ... 0xb7: /* movzx */ |
9dac77fa | 4593 | ctxt->dst.bytes = ctxt->op_bytes; |
361cad2b | 4594 | ctxt->dst.val = (ctxt->src.bytes == 1) ? (u8) ctxt->src.val |
9dac77fa | 4595 | : (u16) ctxt->src.val; |
6aa8b732 | 4596 | break; |
6aa8b732 | 4597 | case 0xbe ... 0xbf: /* movsx */ |
9dac77fa | 4598 | ctxt->dst.bytes = ctxt->op_bytes; |
361cad2b | 4599 | ctxt->dst.val = (ctxt->src.bytes == 1) ? (s8) ctxt->src.val : |
9dac77fa | 4600 | (s16) ctxt->src.val; |
6aa8b732 | 4601 | break; |
92f738a5 | 4602 | case 0xc0 ... 0xc1: /* xadd */ |
a31b9cea | 4603 | emulate_2op_SrcV(ctxt, "add"); |
92f738a5 | 4604 | /* Write back the register source. */ |
9dac77fa AK |
4605 | ctxt->src.val = ctxt->dst.orig_val; |
4606 | write_register_operand(&ctxt->src); | |
92f738a5 | 4607 | break; |
a012e65a | 4608 | case 0xc3: /* movnti */ |
9dac77fa AK |
4609 | ctxt->dst.bytes = ctxt->op_bytes; |
4610 | ctxt->dst.val = (ctxt->op_bytes == 4) ? (u32) ctxt->src.val : | |
4611 | (u64) ctxt->src.val; | |
a012e65a | 4612 | break; |
91269b8f AK |
4613 | default: |
4614 | goto cannot_emulate; | |
6aa8b732 | 4615 | } |
7d9ddaed AK |
4616 | |
4617 | if (rc != X86EMUL_CONTINUE) | |
4618 | goto done; | |
4619 | ||
6aa8b732 AK |
4620 | goto writeback; |
4621 | ||
4622 | cannot_emulate: | |
a0c0ab2f | 4623 | return EMULATION_FAILED; |
6aa8b732 | 4624 | } |