]>
Commit | Line | Data |
---|---|---|
6aa8b732 | 1 | /****************************************************************************** |
56e82318 | 2 | * emulate.c |
6aa8b732 AK |
3 | * |
4 | * Generic x86 (32-bit and 64-bit) instruction decoder and emulator. | |
5 | * | |
6 | * Copyright (c) 2005 Keir Fraser | |
7 | * | |
8 | * Linux coding style, mod r/m decoder, segment base fixes, real-mode | |
dcc0766b | 9 | * privileged instructions: |
6aa8b732 AK |
10 | * |
11 | * Copyright (C) 2006 Qumranet | |
9611c187 | 12 | * Copyright 2010 Red Hat, Inc. and/or its affiliates. |
6aa8b732 AK |
13 | * |
14 | * Avi Kivity <avi@qumranet.com> | |
15 | * Yaniv Kamay <yaniv@qumranet.com> | |
16 | * | |
17 | * This work is licensed under the terms of the GNU GPL, version 2. See | |
18 | * the COPYING file in the top-level directory. | |
19 | * | |
20 | * From: xen-unstable 10676:af9809f51f81a3c43f276f00c81a52ef558afda4 | |
21 | */ | |
22 | ||
edf88417 | 23 | #include <linux/kvm_host.h> |
5fdbf976 | 24 | #include "kvm_cache_regs.h" |
6aa8b732 | 25 | #include <linux/module.h> |
56e82318 | 26 | #include <asm/kvm_emulate.h> |
b7d491e7 | 27 | #include <linux/stringify.h> |
6aa8b732 | 28 | |
3eeb3288 | 29 | #include "x86.h" |
38ba30ba | 30 | #include "tss.h" |
e99f0507 | 31 | |
a9945549 AK |
32 | /* |
33 | * Operand types | |
34 | */ | |
b1ea50b2 AK |
35 | #define OpNone 0ull |
36 | #define OpImplicit 1ull /* No generic decode */ | |
37 | #define OpReg 2ull /* Register */ | |
38 | #define OpMem 3ull /* Memory */ | |
39 | #define OpAcc 4ull /* Accumulator: AL/AX/EAX/RAX */ | |
40 | #define OpDI 5ull /* ES:DI/EDI/RDI */ | |
41 | #define OpMem64 6ull /* Memory, 64-bit */ | |
42 | #define OpImmUByte 7ull /* Zero-extended 8-bit immediate */ | |
43 | #define OpDX 8ull /* DX register */ | |
4dd6a57d AK |
44 | #define OpCL 9ull /* CL register (for shifts) */ |
45 | #define OpImmByte 10ull /* 8-bit sign extended immediate */ | |
46 | #define OpOne 11ull /* Implied 1 */ | |
5e2c6883 | 47 | #define OpImm 12ull /* Sign extended up to 32-bit immediate */ |
0fe59128 AK |
48 | #define OpMem16 13ull /* Memory operand (16-bit). */ |
49 | #define OpMem32 14ull /* Memory operand (32-bit). */ | |
50 | #define OpImmU 15ull /* Immediate operand, zero extended */ | |
51 | #define OpSI 16ull /* SI/ESI/RSI */ | |
52 | #define OpImmFAddr 17ull /* Immediate far address */ | |
53 | #define OpMemFAddr 18ull /* Far address in memory */ | |
54 | #define OpImmU16 19ull /* Immediate operand, 16 bits, zero extended */ | |
c191a7a0 AK |
55 | #define OpES 20ull /* ES */ |
56 | #define OpCS 21ull /* CS */ | |
57 | #define OpSS 22ull /* SS */ | |
58 | #define OpDS 23ull /* DS */ | |
59 | #define OpFS 24ull /* FS */ | |
60 | #define OpGS 25ull /* GS */ | |
28867cee | 61 | #define OpMem8 26ull /* 8-bit zero extended memory operand */ |
5e2c6883 | 62 | #define OpImm64 27ull /* Sign extended 16/32/64-bit immediate */ |
7fa57952 | 63 | #define OpXLat 28ull /* memory at BX/EBX/RBX + zero-extended AL */ |
820207c8 AK |
64 | #define OpAccLo 29ull /* Low part of extended acc (AX/AX/EAX/RAX) */ |
65 | #define OpAccHi 30ull /* High part of extended acc (-/DX/EDX/RDX) */ | |
0fe59128 AK |
66 | |
67 | #define OpBits 5 /* Width of operand field */ | |
b1ea50b2 | 68 | #define OpMask ((1ull << OpBits) - 1) |
a9945549 | 69 | |
6aa8b732 AK |
70 | /* |
71 | * Opcode effective-address decode tables. | |
72 | * Note that we only emulate instructions that have at least one memory | |
73 | * operand (excluding implicit stack references). We assume that stack | |
74 | * references and instruction fetches will never occur in special memory | |
75 | * areas that require emulation. So, for example, 'mov <imm>,<reg>' need | |
76 | * not be handled. | |
77 | */ | |
78 | ||
79 | /* Operand sizes: 8-bit operands or specified/overridden size. */ | |
ab85b12b | 80 | #define ByteOp (1<<0) /* 8-bit operands. */ |
6aa8b732 | 81 | /* Destination operand type. */ |
a9945549 AK |
82 | #define DstShift 1 |
83 | #define ImplicitOps (OpImplicit << DstShift) | |
84 | #define DstReg (OpReg << DstShift) | |
85 | #define DstMem (OpMem << DstShift) | |
86 | #define DstAcc (OpAcc << DstShift) | |
87 | #define DstDI (OpDI << DstShift) | |
88 | #define DstMem64 (OpMem64 << DstShift) | |
89 | #define DstImmUByte (OpImmUByte << DstShift) | |
90 | #define DstDX (OpDX << DstShift) | |
820207c8 | 91 | #define DstAccLo (OpAccLo << DstShift) |
a9945549 | 92 | #define DstMask (OpMask << DstShift) |
6aa8b732 | 93 | /* Source operand type. */ |
0fe59128 AK |
94 | #define SrcShift 6 |
95 | #define SrcNone (OpNone << SrcShift) | |
96 | #define SrcReg (OpReg << SrcShift) | |
97 | #define SrcMem (OpMem << SrcShift) | |
98 | #define SrcMem16 (OpMem16 << SrcShift) | |
99 | #define SrcMem32 (OpMem32 << SrcShift) | |
100 | #define SrcImm (OpImm << SrcShift) | |
101 | #define SrcImmByte (OpImmByte << SrcShift) | |
102 | #define SrcOne (OpOne << SrcShift) | |
103 | #define SrcImmUByte (OpImmUByte << SrcShift) | |
104 | #define SrcImmU (OpImmU << SrcShift) | |
105 | #define SrcSI (OpSI << SrcShift) | |
7fa57952 | 106 | #define SrcXLat (OpXLat << SrcShift) |
0fe59128 AK |
107 | #define SrcImmFAddr (OpImmFAddr << SrcShift) |
108 | #define SrcMemFAddr (OpMemFAddr << SrcShift) | |
109 | #define SrcAcc (OpAcc << SrcShift) | |
110 | #define SrcImmU16 (OpImmU16 << SrcShift) | |
5e2c6883 | 111 | #define SrcImm64 (OpImm64 << SrcShift) |
0fe59128 | 112 | #define SrcDX (OpDX << SrcShift) |
28867cee | 113 | #define SrcMem8 (OpMem8 << SrcShift) |
820207c8 | 114 | #define SrcAccHi (OpAccHi << SrcShift) |
0fe59128 | 115 | #define SrcMask (OpMask << SrcShift) |
221192bd MT |
116 | #define BitOp (1<<11) |
117 | #define MemAbs (1<<12) /* Memory operand is absolute displacement */ | |
118 | #define String (1<<13) /* String instruction (rep capable) */ | |
119 | #define Stack (1<<14) /* Stack instruction (push/pop) */ | |
120 | #define GroupMask (7<<15) /* Opcode uses one of the group mechanisms */ | |
121 | #define Group (1<<15) /* Bits 3:5 of modrm byte extend opcode */ | |
122 | #define GroupDual (2<<15) /* Alternate decoding of mod == 3 */ | |
123 | #define Prefix (3<<15) /* Instruction varies with 66/f2/f3 prefix */ | |
124 | #define RMExt (4<<15) /* Opcode extension in ModRM r/m if mod == 3 */ | |
045a282c | 125 | #define Escape (5<<15) /* Escape to coprocessor instruction */ |
221192bd | 126 | #define Sse (1<<18) /* SSE Vector instruction */ |
20c29ff2 AK |
127 | /* Generic ModRM decode. */ |
128 | #define ModRM (1<<19) | |
129 | /* Destination is only written; never read. */ | |
130 | #define Mov (1<<20) | |
d8769fed | 131 | /* Misc flags */ |
8ea7d6ae | 132 | #define Prot (1<<21) /* instruction generates #UD if not in prot-mode */ |
b51e974f | 133 | #define EmulateOnUD (1<<22) /* Emulate if unsupported by the host */ |
5a506b12 | 134 | #define NoAccess (1<<23) /* Don't access memory (lea/invlpg/verr etc) */ |
7f9b4b75 | 135 | #define Op3264 (1<<24) /* Operand is 64b in long mode, 32b otherwise */ |
047a4818 | 136 | #define Undefined (1<<25) /* No Such Instruction */ |
d380a5e4 | 137 | #define Lock (1<<26) /* lock prefix is allowed for the instruction */ |
e92805ac | 138 | #define Priv (1<<27) /* instruction generates #GP if current CPL != 0 */ |
d8769fed | 139 | #define No64 (1<<28) |
d5ae7ce8 | 140 | #define PageTable (1 << 29) /* instruction used to write page table */ |
0b789eee | 141 | #define NotImpl (1 << 30) /* instruction is not implemented */ |
0dc8d10f | 142 | /* Source 2 operand type */ |
0b789eee | 143 | #define Src2Shift (31) |
4dd6a57d | 144 | #define Src2None (OpNone << Src2Shift) |
ab2c5ce6 | 145 | #define Src2Mem (OpMem << Src2Shift) |
4dd6a57d AK |
146 | #define Src2CL (OpCL << Src2Shift) |
147 | #define Src2ImmByte (OpImmByte << Src2Shift) | |
148 | #define Src2One (OpOne << Src2Shift) | |
149 | #define Src2Imm (OpImm << Src2Shift) | |
c191a7a0 AK |
150 | #define Src2ES (OpES << Src2Shift) |
151 | #define Src2CS (OpCS << Src2Shift) | |
152 | #define Src2SS (OpSS << Src2Shift) | |
153 | #define Src2DS (OpDS << Src2Shift) | |
154 | #define Src2FS (OpFS << Src2Shift) | |
155 | #define Src2GS (OpGS << Src2Shift) | |
4dd6a57d | 156 | #define Src2Mask (OpMask << Src2Shift) |
cbe2c9d3 | 157 | #define Mmx ((u64)1 << 40) /* MMX Vector instruction */ |
1c11b376 AK |
158 | #define Aligned ((u64)1 << 41) /* Explicitly aligned (e.g. MOVDQA) */ |
159 | #define Unaligned ((u64)1 << 42) /* Explicitly unaligned (e.g. MOVDQU) */ | |
160 | #define Avx ((u64)1 << 43) /* Advanced Vector Extensions */ | |
e28bbd44 | 161 | #define Fastop ((u64)1 << 44) /* Use opcode::u.fastop */ |
b6744dc3 | 162 | #define NoWrite ((u64)1 << 45) /* No writeback */ |
fb32b1ed | 163 | #define SrcWrite ((u64)1 << 46) /* Write back src operand */ |
9b88ae99 | 164 | #define NoMod ((u64)1 << 47) /* Mod field is ignored */ |
6aa8b732 | 165 | |
820207c8 | 166 | #define DstXacc (DstAccLo | SrcAccHi | SrcWrite) |
6aa8b732 | 167 | |
d0e53325 AK |
168 | #define X2(x...) x, x |
169 | #define X3(x...) X2(x), x | |
170 | #define X4(x...) X2(x), X2(x) | |
171 | #define X5(x...) X4(x), x | |
172 | #define X6(x...) X4(x), X2(x) | |
173 | #define X7(x...) X4(x), X3(x) | |
174 | #define X8(x...) X4(x), X4(x) | |
175 | #define X16(x...) X8(x), X8(x) | |
83babbca | 176 | |
e28bbd44 AK |
177 | #define NR_FASTOP (ilog2(sizeof(ulong)) + 1) |
178 | #define FASTOP_SIZE 8 | |
179 | ||
180 | /* | |
181 | * fastop functions have a special calling convention: | |
182 | * | |
017da7b6 AK |
183 | * dst: rax (in/out) |
184 | * src: rdx (in/out) | |
e28bbd44 AK |
185 | * src2: rcx (in) |
186 | * flags: rflags (in/out) | |
b8c0b6ae | 187 | * ex: rsi (in:fastop pointer, out:zero if exception) |
e28bbd44 AK |
188 | * |
189 | * Moreover, they are all exactly FASTOP_SIZE bytes long, so functions for | |
190 | * different operand sizes can be reached by calculation, rather than a jump | |
191 | * table (which would be bigger than the code). | |
192 | * | |
193 | * fastop functions are declared as taking a never-defined fastop parameter, | |
194 | * so they can't be called from C directly. | |
195 | */ | |
196 | ||
197 | struct fastop; | |
198 | ||
d65b1dee | 199 | struct opcode { |
b1ea50b2 AK |
200 | u64 flags : 56; |
201 | u64 intercept : 8; | |
120df890 | 202 | union { |
ef65c889 | 203 | int (*execute)(struct x86_emulate_ctxt *ctxt); |
fd0a0d82 MK |
204 | const struct opcode *group; |
205 | const struct group_dual *gdual; | |
206 | const struct gprefix *gprefix; | |
045a282c | 207 | const struct escape *esc; |
e28bbd44 | 208 | void (*fastop)(struct fastop *fake); |
120df890 | 209 | } u; |
d09beabd | 210 | int (*check_perm)(struct x86_emulate_ctxt *ctxt); |
120df890 AK |
211 | }; |
212 | ||
213 | struct group_dual { | |
214 | struct opcode mod012[8]; | |
215 | struct opcode mod3[8]; | |
d65b1dee AK |
216 | }; |
217 | ||
0d7cdee8 AK |
218 | struct gprefix { |
219 | struct opcode pfx_no; | |
220 | struct opcode pfx_66; | |
221 | struct opcode pfx_f2; | |
222 | struct opcode pfx_f3; | |
223 | }; | |
224 | ||
045a282c GN |
225 | struct escape { |
226 | struct opcode op[8]; | |
227 | struct opcode high[64]; | |
228 | }; | |
229 | ||
6aa8b732 | 230 | /* EFLAGS bit definitions. */ |
d4c6a154 GN |
231 | #define EFLG_ID (1<<21) |
232 | #define EFLG_VIP (1<<20) | |
233 | #define EFLG_VIF (1<<19) | |
234 | #define EFLG_AC (1<<18) | |
b1d86143 AP |
235 | #define EFLG_VM (1<<17) |
236 | #define EFLG_RF (1<<16) | |
d4c6a154 GN |
237 | #define EFLG_IOPL (3<<12) |
238 | #define EFLG_NT (1<<14) | |
6aa8b732 AK |
239 | #define EFLG_OF (1<<11) |
240 | #define EFLG_DF (1<<10) | |
b1d86143 | 241 | #define EFLG_IF (1<<9) |
d4c6a154 | 242 | #define EFLG_TF (1<<8) |
6aa8b732 AK |
243 | #define EFLG_SF (1<<7) |
244 | #define EFLG_ZF (1<<6) | |
245 | #define EFLG_AF (1<<4) | |
246 | #define EFLG_PF (1<<2) | |
247 | #define EFLG_CF (1<<0) | |
248 | ||
62bd430e MG |
249 | #define EFLG_RESERVED_ZEROS_MASK 0xffc0802a |
250 | #define EFLG_RESERVED_ONE_MASK 2 | |
251 | ||
dd856efa AK |
252 | static ulong reg_read(struct x86_emulate_ctxt *ctxt, unsigned nr) |
253 | { | |
254 | if (!(ctxt->regs_valid & (1 << nr))) { | |
255 | ctxt->regs_valid |= 1 << nr; | |
256 | ctxt->_regs[nr] = ctxt->ops->read_gpr(ctxt, nr); | |
257 | } | |
258 | return ctxt->_regs[nr]; | |
259 | } | |
260 | ||
261 | static ulong *reg_write(struct x86_emulate_ctxt *ctxt, unsigned nr) | |
262 | { | |
263 | ctxt->regs_valid |= 1 << nr; | |
264 | ctxt->regs_dirty |= 1 << nr; | |
265 | return &ctxt->_regs[nr]; | |
266 | } | |
267 | ||
268 | static ulong *reg_rmw(struct x86_emulate_ctxt *ctxt, unsigned nr) | |
269 | { | |
270 | reg_read(ctxt, nr); | |
271 | return reg_write(ctxt, nr); | |
272 | } | |
273 | ||
274 | static void writeback_registers(struct x86_emulate_ctxt *ctxt) | |
275 | { | |
276 | unsigned reg; | |
277 | ||
278 | for_each_set_bit(reg, (ulong *)&ctxt->regs_dirty, 16) | |
279 | ctxt->ops->write_gpr(ctxt, reg, ctxt->_regs[reg]); | |
280 | } | |
281 | ||
282 | static void invalidate_registers(struct x86_emulate_ctxt *ctxt) | |
283 | { | |
284 | ctxt->regs_dirty = 0; | |
285 | ctxt->regs_valid = 0; | |
286 | } | |
287 | ||
6aa8b732 AK |
288 | /* |
289 | * These EFLAGS bits are restored from saved value during emulation, and | |
290 | * any changes are written back to the saved value after emulation. | |
291 | */ | |
292 | #define EFLAGS_MASK (EFLG_OF|EFLG_SF|EFLG_ZF|EFLG_AF|EFLG_PF|EFLG_CF) | |
293 | ||
dda96d8f AK |
294 | #ifdef CONFIG_X86_64 |
295 | #define ON64(x) x | |
296 | #else | |
297 | #define ON64(x) | |
298 | #endif | |
299 | ||
4d758349 AK |
300 | static int fastop(struct x86_emulate_ctxt *ctxt, void (*fop)(struct fastop *)); |
301 | ||
b7d491e7 AK |
302 | #define FOP_ALIGN ".align " __stringify(FASTOP_SIZE) " \n\t" |
303 | #define FOP_RET "ret \n\t" | |
304 | ||
305 | #define FOP_START(op) \ | |
306 | extern void em_##op(struct fastop *fake); \ | |
307 | asm(".pushsection .text, \"ax\" \n\t" \ | |
308 | ".global em_" #op " \n\t" \ | |
309 | FOP_ALIGN \ | |
310 | "em_" #op ": \n\t" | |
311 | ||
312 | #define FOP_END \ | |
313 | ".popsection") | |
314 | ||
0bdea068 AK |
315 | #define FOPNOP() FOP_ALIGN FOP_RET |
316 | ||
b7d491e7 | 317 | #define FOP1E(op, dst) \ |
b8c0b6ae AK |
318 | FOP_ALIGN "10: " #op " %" #dst " \n\t" FOP_RET |
319 | ||
320 | #define FOP1EEX(op, dst) \ | |
321 | FOP1E(op, dst) _ASM_EXTABLE(10b, kvm_fastop_exception) | |
b7d491e7 AK |
322 | |
323 | #define FASTOP1(op) \ | |
324 | FOP_START(op) \ | |
325 | FOP1E(op##b, al) \ | |
326 | FOP1E(op##w, ax) \ | |
327 | FOP1E(op##l, eax) \ | |
328 | ON64(FOP1E(op##q, rax)) \ | |
329 | FOP_END | |
330 | ||
b9fa409b AK |
331 | /* 1-operand, using src2 (for MUL/DIV r/m) */ |
332 | #define FASTOP1SRC2(op, name) \ | |
333 | FOP_START(name) \ | |
334 | FOP1E(op, cl) \ | |
335 | FOP1E(op, cx) \ | |
336 | FOP1E(op, ecx) \ | |
337 | ON64(FOP1E(op, rcx)) \ | |
338 | FOP_END | |
339 | ||
b8c0b6ae AK |
340 | /* 1-operand, using src2 (for MUL/DIV r/m), with exceptions */ |
341 | #define FASTOP1SRC2EX(op, name) \ | |
342 | FOP_START(name) \ | |
343 | FOP1EEX(op, cl) \ | |
344 | FOP1EEX(op, cx) \ | |
345 | FOP1EEX(op, ecx) \ | |
346 | ON64(FOP1EEX(op, rcx)) \ | |
347 | FOP_END | |
348 | ||
f7857f35 AK |
349 | #define FOP2E(op, dst, src) \ |
350 | FOP_ALIGN #op " %" #src ", %" #dst " \n\t" FOP_RET | |
351 | ||
352 | #define FASTOP2(op) \ | |
353 | FOP_START(op) \ | |
017da7b6 AK |
354 | FOP2E(op##b, al, dl) \ |
355 | FOP2E(op##w, ax, dx) \ | |
356 | FOP2E(op##l, eax, edx) \ | |
357 | ON64(FOP2E(op##q, rax, rdx)) \ | |
f7857f35 AK |
358 | FOP_END |
359 | ||
11c363ba AK |
360 | /* 2 operand, word only */ |
361 | #define FASTOP2W(op) \ | |
362 | FOP_START(op) \ | |
363 | FOPNOP() \ | |
017da7b6 AK |
364 | FOP2E(op##w, ax, dx) \ |
365 | FOP2E(op##l, eax, edx) \ | |
366 | ON64(FOP2E(op##q, rax, rdx)) \ | |
11c363ba AK |
367 | FOP_END |
368 | ||
007a3b54 AK |
369 | /* 2 operand, src is CL */ |
370 | #define FASTOP2CL(op) \ | |
371 | FOP_START(op) \ | |
372 | FOP2E(op##b, al, cl) \ | |
373 | FOP2E(op##w, ax, cl) \ | |
374 | FOP2E(op##l, eax, cl) \ | |
375 | ON64(FOP2E(op##q, rax, cl)) \ | |
376 | FOP_END | |
377 | ||
0bdea068 AK |
378 | #define FOP3E(op, dst, src, src2) \ |
379 | FOP_ALIGN #op " %" #src2 ", %" #src ", %" #dst " \n\t" FOP_RET | |
380 | ||
381 | /* 3-operand, word-only, src2=cl */ | |
382 | #define FASTOP3WCL(op) \ | |
383 | FOP_START(op) \ | |
384 | FOPNOP() \ | |
017da7b6 AK |
385 | FOP3E(op##w, ax, dx, cl) \ |
386 | FOP3E(op##l, eax, edx, cl) \ | |
387 | ON64(FOP3E(op##q, rax, rdx, cl)) \ | |
0bdea068 AK |
388 | FOP_END |
389 | ||
9ae9feba AK |
390 | /* Special case for SETcc - 1 instruction per cc */ |
391 | #define FOP_SETCC(op) ".align 4; " #op " %al; ret \n\t" | |
392 | ||
b8c0b6ae AK |
393 | asm(".global kvm_fastop_exception \n" |
394 | "kvm_fastop_exception: xor %esi, %esi; ret"); | |
395 | ||
9ae9feba AK |
396 | FOP_START(setcc) |
397 | FOP_SETCC(seto) | |
398 | FOP_SETCC(setno) | |
399 | FOP_SETCC(setc) | |
400 | FOP_SETCC(setnc) | |
401 | FOP_SETCC(setz) | |
402 | FOP_SETCC(setnz) | |
403 | FOP_SETCC(setbe) | |
404 | FOP_SETCC(setnbe) | |
405 | FOP_SETCC(sets) | |
406 | FOP_SETCC(setns) | |
407 | FOP_SETCC(setp) | |
408 | FOP_SETCC(setnp) | |
409 | FOP_SETCC(setl) | |
410 | FOP_SETCC(setnl) | |
411 | FOP_SETCC(setle) | |
412 | FOP_SETCC(setnle) | |
413 | FOP_END; | |
414 | ||
326f578f PB |
415 | FOP_START(salc) "pushf; sbb %al, %al; popf \n\t" FOP_RET |
416 | FOP_END; | |
417 | ||
8a76d7f2 JR |
418 | static int emulator_check_intercept(struct x86_emulate_ctxt *ctxt, |
419 | enum x86_intercept intercept, | |
420 | enum x86_intercept_stage stage) | |
421 | { | |
422 | struct x86_instruction_info info = { | |
423 | .intercept = intercept, | |
9dac77fa AK |
424 | .rep_prefix = ctxt->rep_prefix, |
425 | .modrm_mod = ctxt->modrm_mod, | |
426 | .modrm_reg = ctxt->modrm_reg, | |
427 | .modrm_rm = ctxt->modrm_rm, | |
428 | .src_val = ctxt->src.val64, | |
429 | .src_bytes = ctxt->src.bytes, | |
430 | .dst_bytes = ctxt->dst.bytes, | |
431 | .ad_bytes = ctxt->ad_bytes, | |
8a76d7f2 JR |
432 | .next_rip = ctxt->eip, |
433 | }; | |
434 | ||
2953538e | 435 | return ctxt->ops->intercept(ctxt, &info, stage); |
8a76d7f2 JR |
436 | } |
437 | ||
f47cfa31 AK |
438 | static void assign_masked(ulong *dest, ulong src, ulong mask) |
439 | { | |
440 | *dest = (*dest & ~mask) | (src & mask); | |
441 | } | |
442 | ||
9dac77fa | 443 | static inline unsigned long ad_mask(struct x86_emulate_ctxt *ctxt) |
ddcb2885 | 444 | { |
9dac77fa | 445 | return (1UL << (ctxt->ad_bytes << 3)) - 1; |
ddcb2885 HH |
446 | } |
447 | ||
f47cfa31 AK |
448 | static ulong stack_mask(struct x86_emulate_ctxt *ctxt) |
449 | { | |
450 | u16 sel; | |
451 | struct desc_struct ss; | |
452 | ||
453 | if (ctxt->mode == X86EMUL_MODE_PROT64) | |
454 | return ~0UL; | |
455 | ctxt->ops->get_segment(ctxt, &sel, &ss, NULL, VCPU_SREG_SS); | |
456 | return ~0U >> ((ss.d ^ 1) * 16); /* d=0: 0xffff; d=1: 0xffffffff */ | |
457 | } | |
458 | ||
612e89f0 AK |
459 | static int stack_size(struct x86_emulate_ctxt *ctxt) |
460 | { | |
461 | return (__fls(stack_mask(ctxt)) + 1) >> 3; | |
462 | } | |
463 | ||
6aa8b732 | 464 | /* Access/update address held in a register, based on addressing mode. */ |
e4706772 | 465 | static inline unsigned long |
9dac77fa | 466 | address_mask(struct x86_emulate_ctxt *ctxt, unsigned long reg) |
e4706772 | 467 | { |
9dac77fa | 468 | if (ctxt->ad_bytes == sizeof(unsigned long)) |
e4706772 HH |
469 | return reg; |
470 | else | |
9dac77fa | 471 | return reg & ad_mask(ctxt); |
e4706772 HH |
472 | } |
473 | ||
474 | static inline unsigned long | |
9dac77fa | 475 | register_address(struct x86_emulate_ctxt *ctxt, unsigned long reg) |
e4706772 | 476 | { |
9dac77fa | 477 | return address_mask(ctxt, reg); |
e4706772 HH |
478 | } |
479 | ||
5ad105e5 AK |
480 | static void masked_increment(ulong *reg, ulong mask, int inc) |
481 | { | |
482 | assign_masked(reg, *reg + inc, mask); | |
483 | } | |
484 | ||
7a957275 | 485 | static inline void |
9dac77fa | 486 | register_address_increment(struct x86_emulate_ctxt *ctxt, unsigned long *reg, int inc) |
7a957275 | 487 | { |
5ad105e5 AK |
488 | ulong mask; |
489 | ||
9dac77fa | 490 | if (ctxt->ad_bytes == sizeof(unsigned long)) |
5ad105e5 | 491 | mask = ~0UL; |
7a957275 | 492 | else |
5ad105e5 AK |
493 | mask = ad_mask(ctxt); |
494 | masked_increment(reg, mask, inc); | |
495 | } | |
496 | ||
497 | static void rsp_increment(struct x86_emulate_ctxt *ctxt, int inc) | |
498 | { | |
dd856efa | 499 | masked_increment(reg_rmw(ctxt, VCPU_REGS_RSP), stack_mask(ctxt), inc); |
7a957275 | 500 | } |
6aa8b732 | 501 | |
9dac77fa | 502 | static inline void jmp_rel(struct x86_emulate_ctxt *ctxt, int rel) |
7a957275 | 503 | { |
9dac77fa | 504 | register_address_increment(ctxt, &ctxt->_eip, rel); |
7a957275 | 505 | } |
098c937b | 506 | |
56697687 AK |
507 | static u32 desc_limit_scaled(struct desc_struct *desc) |
508 | { | |
509 | u32 limit = get_desc_limit(desc); | |
510 | ||
511 | return desc->g ? (limit << 12) | 0xfff : limit; | |
512 | } | |
513 | ||
9dac77fa | 514 | static void set_seg_override(struct x86_emulate_ctxt *ctxt, int seg) |
7a5b56df | 515 | { |
9dac77fa AK |
516 | ctxt->has_seg_override = true; |
517 | ctxt->seg_override = seg; | |
7a5b56df AK |
518 | } |
519 | ||
7b105ca2 | 520 | static unsigned long seg_base(struct x86_emulate_ctxt *ctxt, int seg) |
7a5b56df AK |
521 | { |
522 | if (ctxt->mode == X86EMUL_MODE_PROT64 && seg < VCPU_SREG_FS) | |
523 | return 0; | |
524 | ||
7b105ca2 | 525 | return ctxt->ops->get_cached_segment_base(ctxt, seg); |
7a5b56df AK |
526 | } |
527 | ||
9dac77fa | 528 | static unsigned seg_override(struct x86_emulate_ctxt *ctxt) |
7a5b56df | 529 | { |
9dac77fa | 530 | if (!ctxt->has_seg_override) |
7a5b56df AK |
531 | return 0; |
532 | ||
9dac77fa | 533 | return ctxt->seg_override; |
7a5b56df AK |
534 | } |
535 | ||
35d3d4a1 AK |
536 | static int emulate_exception(struct x86_emulate_ctxt *ctxt, int vec, |
537 | u32 error, bool valid) | |
54b8486f | 538 | { |
da9cb575 AK |
539 | ctxt->exception.vector = vec; |
540 | ctxt->exception.error_code = error; | |
541 | ctxt->exception.error_code_valid = valid; | |
35d3d4a1 | 542 | return X86EMUL_PROPAGATE_FAULT; |
54b8486f GN |
543 | } |
544 | ||
3b88e41a JR |
545 | static int emulate_db(struct x86_emulate_ctxt *ctxt) |
546 | { | |
547 | return emulate_exception(ctxt, DB_VECTOR, 0, false); | |
548 | } | |
549 | ||
35d3d4a1 | 550 | static int emulate_gp(struct x86_emulate_ctxt *ctxt, int err) |
54b8486f | 551 | { |
35d3d4a1 | 552 | return emulate_exception(ctxt, GP_VECTOR, err, true); |
54b8486f GN |
553 | } |
554 | ||
618ff15d AK |
555 | static int emulate_ss(struct x86_emulate_ctxt *ctxt, int err) |
556 | { | |
557 | return emulate_exception(ctxt, SS_VECTOR, err, true); | |
558 | } | |
559 | ||
35d3d4a1 | 560 | static int emulate_ud(struct x86_emulate_ctxt *ctxt) |
54b8486f | 561 | { |
35d3d4a1 | 562 | return emulate_exception(ctxt, UD_VECTOR, 0, false); |
54b8486f GN |
563 | } |
564 | ||
35d3d4a1 | 565 | static int emulate_ts(struct x86_emulate_ctxt *ctxt, int err) |
54b8486f | 566 | { |
35d3d4a1 | 567 | return emulate_exception(ctxt, TS_VECTOR, err, true); |
54b8486f GN |
568 | } |
569 | ||
34d1f490 AK |
570 | static int emulate_de(struct x86_emulate_ctxt *ctxt) |
571 | { | |
35d3d4a1 | 572 | return emulate_exception(ctxt, DE_VECTOR, 0, false); |
34d1f490 AK |
573 | } |
574 | ||
1253791d AK |
575 | static int emulate_nm(struct x86_emulate_ctxt *ctxt) |
576 | { | |
577 | return emulate_exception(ctxt, NM_VECTOR, 0, false); | |
578 | } | |
579 | ||
1aa36616 AK |
580 | static u16 get_segment_selector(struct x86_emulate_ctxt *ctxt, unsigned seg) |
581 | { | |
582 | u16 selector; | |
583 | struct desc_struct desc; | |
584 | ||
585 | ctxt->ops->get_segment(ctxt, &selector, &desc, NULL, seg); | |
586 | return selector; | |
587 | } | |
588 | ||
589 | static void set_segment_selector(struct x86_emulate_ctxt *ctxt, u16 selector, | |
590 | unsigned seg) | |
591 | { | |
592 | u16 dummy; | |
593 | u32 base3; | |
594 | struct desc_struct desc; | |
595 | ||
596 | ctxt->ops->get_segment(ctxt, &dummy, &desc, &base3, seg); | |
597 | ctxt->ops->set_segment(ctxt, selector, &desc, base3, seg); | |
598 | } | |
599 | ||
1c11b376 AK |
600 | /* |
601 | * x86 defines three classes of vector instructions: explicitly | |
602 | * aligned, explicitly unaligned, and the rest, which change behaviour | |
603 | * depending on whether they're AVX encoded or not. | |
604 | * | |
605 | * Also included is CMPXCHG16B which is not a vector instruction, yet it is | |
606 | * subject to the same check. | |
607 | */ | |
608 | static bool insn_aligned(struct x86_emulate_ctxt *ctxt, unsigned size) | |
609 | { | |
610 | if (likely(size < 16)) | |
611 | return false; | |
612 | ||
613 | if (ctxt->d & Aligned) | |
614 | return true; | |
615 | else if (ctxt->d & Unaligned) | |
616 | return false; | |
617 | else if (ctxt->d & Avx) | |
618 | return false; | |
619 | else | |
620 | return true; | |
621 | } | |
622 | ||
3d9b938e | 623 | static int __linearize(struct x86_emulate_ctxt *ctxt, |
52fd8b44 | 624 | struct segmented_address addr, |
3d9b938e | 625 | unsigned size, bool write, bool fetch, |
52fd8b44 AK |
626 | ulong *linear) |
627 | { | |
618ff15d AK |
628 | struct desc_struct desc; |
629 | bool usable; | |
52fd8b44 | 630 | ulong la; |
618ff15d | 631 | u32 lim; |
1aa36616 | 632 | u16 sel; |
3a78a4f4 | 633 | unsigned cpl; |
52fd8b44 | 634 | |
7b105ca2 | 635 | la = seg_base(ctxt, addr.seg) + addr.ea; |
618ff15d | 636 | switch (ctxt->mode) { |
618ff15d AK |
637 | case X86EMUL_MODE_PROT64: |
638 | if (((signed long)la << 16) >> 16 != la) | |
639 | return emulate_gp(ctxt, 0); | |
640 | break; | |
641 | default: | |
1aa36616 AK |
642 | usable = ctxt->ops->get_segment(ctxt, &sel, &desc, NULL, |
643 | addr.seg); | |
618ff15d AK |
644 | if (!usable) |
645 | goto bad; | |
58b7825b GN |
646 | /* code segment in protected mode or read-only data segment */ |
647 | if ((((ctxt->mode != X86EMUL_MODE_REAL) && (desc.type & 8)) | |
648 | || !(desc.type & 2)) && write) | |
618ff15d AK |
649 | goto bad; |
650 | /* unreadable code segment */ | |
3d9b938e | 651 | if (!fetch && (desc.type & 8) && !(desc.type & 2)) |
618ff15d AK |
652 | goto bad; |
653 | lim = desc_limit_scaled(&desc); | |
654 | if ((desc.type & 8) || !(desc.type & 4)) { | |
655 | /* expand-up segment */ | |
656 | if (addr.ea > lim || (u32)(addr.ea + size - 1) > lim) | |
657 | goto bad; | |
658 | } else { | |
fc058680 | 659 | /* expand-down segment */ |
618ff15d AK |
660 | if (addr.ea <= lim || (u32)(addr.ea + size - 1) <= lim) |
661 | goto bad; | |
662 | lim = desc.d ? 0xffffffff : 0xffff; | |
663 | if (addr.ea > lim || (u32)(addr.ea + size - 1) > lim) | |
664 | goto bad; | |
665 | } | |
717746e3 | 666 | cpl = ctxt->ops->cpl(ctxt); |
618ff15d AK |
667 | if (!(desc.type & 8)) { |
668 | /* data segment */ | |
669 | if (cpl > desc.dpl) | |
670 | goto bad; | |
671 | } else if ((desc.type & 8) && !(desc.type & 4)) { | |
672 | /* nonconforming code segment */ | |
673 | if (cpl != desc.dpl) | |
674 | goto bad; | |
675 | } else if ((desc.type & 8) && (desc.type & 4)) { | |
676 | /* conforming code segment */ | |
677 | if (cpl < desc.dpl) | |
678 | goto bad; | |
679 | } | |
680 | break; | |
681 | } | |
9dac77fa | 682 | if (fetch ? ctxt->mode != X86EMUL_MODE_PROT64 : ctxt->ad_bytes != 8) |
52fd8b44 | 683 | la &= (u32)-1; |
1c11b376 AK |
684 | if (insn_aligned(ctxt, size) && ((la & (size - 1)) != 0)) |
685 | return emulate_gp(ctxt, 0); | |
52fd8b44 AK |
686 | *linear = la; |
687 | return X86EMUL_CONTINUE; | |
618ff15d AK |
688 | bad: |
689 | if (addr.seg == VCPU_SREG_SS) | |
0afbe2f8 | 690 | return emulate_ss(ctxt, sel); |
618ff15d | 691 | else |
0afbe2f8 | 692 | return emulate_gp(ctxt, sel); |
52fd8b44 AK |
693 | } |
694 | ||
3d9b938e NE |
695 | static int linearize(struct x86_emulate_ctxt *ctxt, |
696 | struct segmented_address addr, | |
697 | unsigned size, bool write, | |
698 | ulong *linear) | |
699 | { | |
700 | return __linearize(ctxt, addr, size, write, false, linear); | |
701 | } | |
702 | ||
703 | ||
3ca3ac4d AK |
704 | static int segmented_read_std(struct x86_emulate_ctxt *ctxt, |
705 | struct segmented_address addr, | |
706 | void *data, | |
707 | unsigned size) | |
708 | { | |
9fa088f4 AK |
709 | int rc; |
710 | ulong linear; | |
711 | ||
83b8795a | 712 | rc = linearize(ctxt, addr, size, false, &linear); |
9fa088f4 AK |
713 | if (rc != X86EMUL_CONTINUE) |
714 | return rc; | |
0f65dd70 | 715 | return ctxt->ops->read_std(ctxt, linear, data, size, &ctxt->exception); |
3ca3ac4d AK |
716 | } |
717 | ||
807941b1 TY |
718 | /* |
719 | * Fetch the next byte of the instruction being emulated which is pointed to | |
720 | * by ctxt->_eip, then increment ctxt->_eip. | |
721 | * | |
722 | * Also prefetch the remaining bytes of the instruction without crossing page | |
723 | * boundary if they are not in fetch_cache yet. | |
724 | */ | |
725 | static int do_insn_fetch_byte(struct x86_emulate_ctxt *ctxt, u8 *dest) | |
62266869 | 726 | { |
9dac77fa | 727 | struct fetch_cache *fc = &ctxt->fetch; |
62266869 | 728 | int rc; |
2fb53ad8 | 729 | int size, cur_size; |
62266869 | 730 | |
807941b1 | 731 | if (ctxt->_eip == fc->end) { |
3d9b938e | 732 | unsigned long linear; |
807941b1 TY |
733 | struct segmented_address addr = { .seg = VCPU_SREG_CS, |
734 | .ea = ctxt->_eip }; | |
2fb53ad8 | 735 | cur_size = fc->end - fc->start; |
807941b1 TY |
736 | size = min(15UL - cur_size, |
737 | PAGE_SIZE - offset_in_page(ctxt->_eip)); | |
3d9b938e | 738 | rc = __linearize(ctxt, addr, size, false, true, &linear); |
7d88bb48 | 739 | if (unlikely(rc != X86EMUL_CONTINUE)) |
3d9b938e | 740 | return rc; |
ef5d75cc TY |
741 | rc = ctxt->ops->fetch(ctxt, linear, fc->data + cur_size, |
742 | size, &ctxt->exception); | |
7d88bb48 | 743 | if (unlikely(rc != X86EMUL_CONTINUE)) |
62266869 | 744 | return rc; |
2fb53ad8 | 745 | fc->end += size; |
62266869 | 746 | } |
807941b1 TY |
747 | *dest = fc->data[ctxt->_eip - fc->start]; |
748 | ctxt->_eip++; | |
3e2815e9 | 749 | return X86EMUL_CONTINUE; |
62266869 AK |
750 | } |
751 | ||
752 | static int do_insn_fetch(struct x86_emulate_ctxt *ctxt, | |
807941b1 | 753 | void *dest, unsigned size) |
62266869 | 754 | { |
3e2815e9 | 755 | int rc; |
62266869 | 756 | |
eb3c79e6 | 757 | /* x86 instructions are limited to 15 bytes. */ |
7d88bb48 | 758 | if (unlikely(ctxt->_eip + size - ctxt->eip > 15)) |
eb3c79e6 | 759 | return X86EMUL_UNHANDLEABLE; |
62266869 | 760 | while (size--) { |
807941b1 | 761 | rc = do_insn_fetch_byte(ctxt, dest++); |
3e2815e9 | 762 | if (rc != X86EMUL_CONTINUE) |
62266869 AK |
763 | return rc; |
764 | } | |
3e2815e9 | 765 | return X86EMUL_CONTINUE; |
62266869 AK |
766 | } |
767 | ||
67cbc90d | 768 | /* Fetch next part of the instruction being emulated. */ |
e85a1085 | 769 | #define insn_fetch(_type, _ctxt) \ |
67cbc90d | 770 | ({ unsigned long _x; \ |
e85a1085 | 771 | rc = do_insn_fetch(_ctxt, &_x, sizeof(_type)); \ |
67cbc90d TY |
772 | if (rc != X86EMUL_CONTINUE) \ |
773 | goto done; \ | |
67cbc90d TY |
774 | (_type)_x; \ |
775 | }) | |
776 | ||
807941b1 TY |
777 | #define insn_fetch_arr(_arr, _size, _ctxt) \ |
778 | ({ rc = do_insn_fetch(_ctxt, _arr, (_size)); \ | |
67cbc90d TY |
779 | if (rc != X86EMUL_CONTINUE) \ |
780 | goto done; \ | |
67cbc90d TY |
781 | }) |
782 | ||
1e3c5cb0 RR |
783 | /* |
784 | * Given the 'reg' portion of a ModRM byte, and a register block, return a | |
785 | * pointer into the block that addresses the relevant register. | |
786 | * @highbyte_regs specifies whether to decode AH,CH,DH,BH. | |
787 | */ | |
dd856efa | 788 | static void *decode_register(struct x86_emulate_ctxt *ctxt, u8 modrm_reg, |
aa9ac1a6 | 789 | int byteop) |
6aa8b732 AK |
790 | { |
791 | void *p; | |
aa9ac1a6 | 792 | int highbyte_regs = (ctxt->rex_prefix == 0) && byteop; |
6aa8b732 | 793 | |
6aa8b732 | 794 | if (highbyte_regs && modrm_reg >= 4 && modrm_reg < 8) |
dd856efa AK |
795 | p = (unsigned char *)reg_rmw(ctxt, modrm_reg & 3) + 1; |
796 | else | |
797 | p = reg_rmw(ctxt, modrm_reg); | |
6aa8b732 AK |
798 | return p; |
799 | } | |
800 | ||
801 | static int read_descriptor(struct x86_emulate_ctxt *ctxt, | |
90de84f5 | 802 | struct segmented_address addr, |
6aa8b732 AK |
803 | u16 *size, unsigned long *address, int op_bytes) |
804 | { | |
805 | int rc; | |
806 | ||
807 | if (op_bytes == 2) | |
808 | op_bytes = 3; | |
809 | *address = 0; | |
3ca3ac4d | 810 | rc = segmented_read_std(ctxt, addr, size, 2); |
1b30eaa8 | 811 | if (rc != X86EMUL_CONTINUE) |
6aa8b732 | 812 | return rc; |
30b31ab6 | 813 | addr.ea += 2; |
3ca3ac4d | 814 | rc = segmented_read_std(ctxt, addr, address, op_bytes); |
6aa8b732 AK |
815 | return rc; |
816 | } | |
817 | ||
34b77652 AK |
818 | FASTOP2(add); |
819 | FASTOP2(or); | |
820 | FASTOP2(adc); | |
821 | FASTOP2(sbb); | |
822 | FASTOP2(and); | |
823 | FASTOP2(sub); | |
824 | FASTOP2(xor); | |
825 | FASTOP2(cmp); | |
826 | FASTOP2(test); | |
827 | ||
b9fa409b AK |
828 | FASTOP1SRC2(mul, mul_ex); |
829 | FASTOP1SRC2(imul, imul_ex); | |
b8c0b6ae AK |
830 | FASTOP1SRC2EX(div, div_ex); |
831 | FASTOP1SRC2EX(idiv, idiv_ex); | |
b9fa409b | 832 | |
34b77652 AK |
833 | FASTOP3WCL(shld); |
834 | FASTOP3WCL(shrd); | |
835 | ||
836 | FASTOP2W(imul); | |
837 | ||
838 | FASTOP1(not); | |
839 | FASTOP1(neg); | |
840 | FASTOP1(inc); | |
841 | FASTOP1(dec); | |
842 | ||
843 | FASTOP2CL(rol); | |
844 | FASTOP2CL(ror); | |
845 | FASTOP2CL(rcl); | |
846 | FASTOP2CL(rcr); | |
847 | FASTOP2CL(shl); | |
848 | FASTOP2CL(shr); | |
849 | FASTOP2CL(sar); | |
850 | ||
851 | FASTOP2W(bsf); | |
852 | FASTOP2W(bsr); | |
853 | FASTOP2W(bt); | |
854 | FASTOP2W(bts); | |
855 | FASTOP2W(btr); | |
856 | FASTOP2W(btc); | |
857 | ||
e47a5f5f AK |
858 | FASTOP2(xadd); |
859 | ||
9ae9feba | 860 | static u8 test_cc(unsigned int condition, unsigned long flags) |
bbe9abbd | 861 | { |
9ae9feba AK |
862 | u8 rc; |
863 | void (*fop)(void) = (void *)em_setcc + 4 * (condition & 0xf); | |
bbe9abbd | 864 | |
9ae9feba | 865 | flags = (flags & EFLAGS_MASK) | X86_EFLAGS_IF; |
3f0c3d0b | 866 | asm("push %[flags]; popf; call *%[fastop]" |
9ae9feba AK |
867 | : "=a"(rc) : [fastop]"r"(fop), [flags]"r"(flags)); |
868 | return rc; | |
bbe9abbd NK |
869 | } |
870 | ||
91ff3cb4 AK |
871 | static void fetch_register_operand(struct operand *op) |
872 | { | |
873 | switch (op->bytes) { | |
874 | case 1: | |
875 | op->val = *(u8 *)op->addr.reg; | |
876 | break; | |
877 | case 2: | |
878 | op->val = *(u16 *)op->addr.reg; | |
879 | break; | |
880 | case 4: | |
881 | op->val = *(u32 *)op->addr.reg; | |
882 | break; | |
883 | case 8: | |
884 | op->val = *(u64 *)op->addr.reg; | |
885 | break; | |
886 | } | |
887 | } | |
888 | ||
1253791d AK |
889 | static void read_sse_reg(struct x86_emulate_ctxt *ctxt, sse128_t *data, int reg) |
890 | { | |
891 | ctxt->ops->get_fpu(ctxt); | |
892 | switch (reg) { | |
89a87c67 MK |
893 | case 0: asm("movdqa %%xmm0, %0" : "=m"(*data)); break; |
894 | case 1: asm("movdqa %%xmm1, %0" : "=m"(*data)); break; | |
895 | case 2: asm("movdqa %%xmm2, %0" : "=m"(*data)); break; | |
896 | case 3: asm("movdqa %%xmm3, %0" : "=m"(*data)); break; | |
897 | case 4: asm("movdqa %%xmm4, %0" : "=m"(*data)); break; | |
898 | case 5: asm("movdqa %%xmm5, %0" : "=m"(*data)); break; | |
899 | case 6: asm("movdqa %%xmm6, %0" : "=m"(*data)); break; | |
900 | case 7: asm("movdqa %%xmm7, %0" : "=m"(*data)); break; | |
1253791d | 901 | #ifdef CONFIG_X86_64 |
89a87c67 MK |
902 | case 8: asm("movdqa %%xmm8, %0" : "=m"(*data)); break; |
903 | case 9: asm("movdqa %%xmm9, %0" : "=m"(*data)); break; | |
904 | case 10: asm("movdqa %%xmm10, %0" : "=m"(*data)); break; | |
905 | case 11: asm("movdqa %%xmm11, %0" : "=m"(*data)); break; | |
906 | case 12: asm("movdqa %%xmm12, %0" : "=m"(*data)); break; | |
907 | case 13: asm("movdqa %%xmm13, %0" : "=m"(*data)); break; | |
908 | case 14: asm("movdqa %%xmm14, %0" : "=m"(*data)); break; | |
909 | case 15: asm("movdqa %%xmm15, %0" : "=m"(*data)); break; | |
1253791d AK |
910 | #endif |
911 | default: BUG(); | |
912 | } | |
913 | ctxt->ops->put_fpu(ctxt); | |
914 | } | |
915 | ||
916 | static void write_sse_reg(struct x86_emulate_ctxt *ctxt, sse128_t *data, | |
917 | int reg) | |
918 | { | |
919 | ctxt->ops->get_fpu(ctxt); | |
920 | switch (reg) { | |
89a87c67 MK |
921 | case 0: asm("movdqa %0, %%xmm0" : : "m"(*data)); break; |
922 | case 1: asm("movdqa %0, %%xmm1" : : "m"(*data)); break; | |
923 | case 2: asm("movdqa %0, %%xmm2" : : "m"(*data)); break; | |
924 | case 3: asm("movdqa %0, %%xmm3" : : "m"(*data)); break; | |
925 | case 4: asm("movdqa %0, %%xmm4" : : "m"(*data)); break; | |
926 | case 5: asm("movdqa %0, %%xmm5" : : "m"(*data)); break; | |
927 | case 6: asm("movdqa %0, %%xmm6" : : "m"(*data)); break; | |
928 | case 7: asm("movdqa %0, %%xmm7" : : "m"(*data)); break; | |
1253791d | 929 | #ifdef CONFIG_X86_64 |
89a87c67 MK |
930 | case 8: asm("movdqa %0, %%xmm8" : : "m"(*data)); break; |
931 | case 9: asm("movdqa %0, %%xmm9" : : "m"(*data)); break; | |
932 | case 10: asm("movdqa %0, %%xmm10" : : "m"(*data)); break; | |
933 | case 11: asm("movdqa %0, %%xmm11" : : "m"(*data)); break; | |
934 | case 12: asm("movdqa %0, %%xmm12" : : "m"(*data)); break; | |
935 | case 13: asm("movdqa %0, %%xmm13" : : "m"(*data)); break; | |
936 | case 14: asm("movdqa %0, %%xmm14" : : "m"(*data)); break; | |
937 | case 15: asm("movdqa %0, %%xmm15" : : "m"(*data)); break; | |
1253791d AK |
938 | #endif |
939 | default: BUG(); | |
940 | } | |
941 | ctxt->ops->put_fpu(ctxt); | |
942 | } | |
943 | ||
cbe2c9d3 AK |
944 | static void read_mmx_reg(struct x86_emulate_ctxt *ctxt, u64 *data, int reg) |
945 | { | |
946 | ctxt->ops->get_fpu(ctxt); | |
947 | switch (reg) { | |
948 | case 0: asm("movq %%mm0, %0" : "=m"(*data)); break; | |
949 | case 1: asm("movq %%mm1, %0" : "=m"(*data)); break; | |
950 | case 2: asm("movq %%mm2, %0" : "=m"(*data)); break; | |
951 | case 3: asm("movq %%mm3, %0" : "=m"(*data)); break; | |
952 | case 4: asm("movq %%mm4, %0" : "=m"(*data)); break; | |
953 | case 5: asm("movq %%mm5, %0" : "=m"(*data)); break; | |
954 | case 6: asm("movq %%mm6, %0" : "=m"(*data)); break; | |
955 | case 7: asm("movq %%mm7, %0" : "=m"(*data)); break; | |
956 | default: BUG(); | |
957 | } | |
958 | ctxt->ops->put_fpu(ctxt); | |
959 | } | |
960 | ||
961 | static void write_mmx_reg(struct x86_emulate_ctxt *ctxt, u64 *data, int reg) | |
962 | { | |
963 | ctxt->ops->get_fpu(ctxt); | |
964 | switch (reg) { | |
965 | case 0: asm("movq %0, %%mm0" : : "m"(*data)); break; | |
966 | case 1: asm("movq %0, %%mm1" : : "m"(*data)); break; | |
967 | case 2: asm("movq %0, %%mm2" : : "m"(*data)); break; | |
968 | case 3: asm("movq %0, %%mm3" : : "m"(*data)); break; | |
969 | case 4: asm("movq %0, %%mm4" : : "m"(*data)); break; | |
970 | case 5: asm("movq %0, %%mm5" : : "m"(*data)); break; | |
971 | case 6: asm("movq %0, %%mm6" : : "m"(*data)); break; | |
972 | case 7: asm("movq %0, %%mm7" : : "m"(*data)); break; | |
973 | default: BUG(); | |
974 | } | |
975 | ctxt->ops->put_fpu(ctxt); | |
976 | } | |
977 | ||
045a282c GN |
978 | static int em_fninit(struct x86_emulate_ctxt *ctxt) |
979 | { | |
980 | if (ctxt->ops->get_cr(ctxt, 0) & (X86_CR0_TS | X86_CR0_EM)) | |
981 | return emulate_nm(ctxt); | |
982 | ||
983 | ctxt->ops->get_fpu(ctxt); | |
984 | asm volatile("fninit"); | |
985 | ctxt->ops->put_fpu(ctxt); | |
986 | return X86EMUL_CONTINUE; | |
987 | } | |
988 | ||
989 | static int em_fnstcw(struct x86_emulate_ctxt *ctxt) | |
990 | { | |
991 | u16 fcw; | |
992 | ||
993 | if (ctxt->ops->get_cr(ctxt, 0) & (X86_CR0_TS | X86_CR0_EM)) | |
994 | return emulate_nm(ctxt); | |
995 | ||
996 | ctxt->ops->get_fpu(ctxt); | |
997 | asm volatile("fnstcw %0": "+m"(fcw)); | |
998 | ctxt->ops->put_fpu(ctxt); | |
999 | ||
1000 | /* force 2 byte destination */ | |
1001 | ctxt->dst.bytes = 2; | |
1002 | ctxt->dst.val = fcw; | |
1003 | ||
1004 | return X86EMUL_CONTINUE; | |
1005 | } | |
1006 | ||
1007 | static int em_fnstsw(struct x86_emulate_ctxt *ctxt) | |
1008 | { | |
1009 | u16 fsw; | |
1010 | ||
1011 | if (ctxt->ops->get_cr(ctxt, 0) & (X86_CR0_TS | X86_CR0_EM)) | |
1012 | return emulate_nm(ctxt); | |
1013 | ||
1014 | ctxt->ops->get_fpu(ctxt); | |
1015 | asm volatile("fnstsw %0": "+m"(fsw)); | |
1016 | ctxt->ops->put_fpu(ctxt); | |
1017 | ||
1018 | /* force 2 byte destination */ | |
1019 | ctxt->dst.bytes = 2; | |
1020 | ctxt->dst.val = fsw; | |
1021 | ||
1022 | return X86EMUL_CONTINUE; | |
1023 | } | |
1024 | ||
1253791d | 1025 | static void decode_register_operand(struct x86_emulate_ctxt *ctxt, |
2adb5ad9 | 1026 | struct operand *op) |
3c118e24 | 1027 | { |
9dac77fa | 1028 | unsigned reg = ctxt->modrm_reg; |
33615aa9 | 1029 | |
9dac77fa AK |
1030 | if (!(ctxt->d & ModRM)) |
1031 | reg = (ctxt->b & 7) | ((ctxt->rex_prefix & 1) << 3); | |
1253791d | 1032 | |
9dac77fa | 1033 | if (ctxt->d & Sse) { |
1253791d AK |
1034 | op->type = OP_XMM; |
1035 | op->bytes = 16; | |
1036 | op->addr.xmm = reg; | |
1037 | read_sse_reg(ctxt, &op->vec_val, reg); | |
1038 | return; | |
1039 | } | |
cbe2c9d3 AK |
1040 | if (ctxt->d & Mmx) { |
1041 | reg &= 7; | |
1042 | op->type = OP_MM; | |
1043 | op->bytes = 8; | |
1044 | op->addr.mm = reg; | |
1045 | return; | |
1046 | } | |
1253791d | 1047 | |
3c118e24 | 1048 | op->type = OP_REG; |
6d4d85ec GN |
1049 | op->bytes = (ctxt->d & ByteOp) ? 1 : ctxt->op_bytes; |
1050 | op->addr.reg = decode_register(ctxt, reg, ctxt->d & ByteOp); | |
1051 | ||
91ff3cb4 | 1052 | fetch_register_operand(op); |
3c118e24 AK |
1053 | op->orig_val = op->val; |
1054 | } | |
1055 | ||
a6e3407b AK |
1056 | static void adjust_modrm_seg(struct x86_emulate_ctxt *ctxt, int base_reg) |
1057 | { | |
1058 | if (base_reg == VCPU_REGS_RSP || base_reg == VCPU_REGS_RBP) | |
1059 | ctxt->modrm_seg = VCPU_SREG_SS; | |
1060 | } | |
1061 | ||
1c73ef66 | 1062 | static int decode_modrm(struct x86_emulate_ctxt *ctxt, |
2dbd0dd7 | 1063 | struct operand *op) |
1c73ef66 | 1064 | { |
1c73ef66 | 1065 | u8 sib; |
f5b4edcd | 1066 | int index_reg = 0, base_reg = 0, scale; |
3e2815e9 | 1067 | int rc = X86EMUL_CONTINUE; |
2dbd0dd7 | 1068 | ulong modrm_ea = 0; |
1c73ef66 | 1069 | |
9dac77fa AK |
1070 | if (ctxt->rex_prefix) { |
1071 | ctxt->modrm_reg = (ctxt->rex_prefix & 4) << 1; /* REX.R */ | |
1072 | index_reg = (ctxt->rex_prefix & 2) << 2; /* REX.X */ | |
1073 | ctxt->modrm_rm = base_reg = (ctxt->rex_prefix & 1) << 3; /* REG.B */ | |
1c73ef66 AK |
1074 | } |
1075 | ||
9dac77fa AK |
1076 | ctxt->modrm_mod |= (ctxt->modrm & 0xc0) >> 6; |
1077 | ctxt->modrm_reg |= (ctxt->modrm & 0x38) >> 3; | |
1078 | ctxt->modrm_rm |= (ctxt->modrm & 0x07); | |
1079 | ctxt->modrm_seg = VCPU_SREG_DS; | |
1c73ef66 | 1080 | |
9b88ae99 | 1081 | if (ctxt->modrm_mod == 3 || (ctxt->d & NoMod)) { |
2dbd0dd7 | 1082 | op->type = OP_REG; |
9dac77fa | 1083 | op->bytes = (ctxt->d & ByteOp) ? 1 : ctxt->op_bytes; |
8acb4207 | 1084 | op->addr.reg = decode_register(ctxt, ctxt->modrm_rm, |
aa9ac1a6 | 1085 | ctxt->d & ByteOp); |
9dac77fa | 1086 | if (ctxt->d & Sse) { |
1253791d AK |
1087 | op->type = OP_XMM; |
1088 | op->bytes = 16; | |
9dac77fa AK |
1089 | op->addr.xmm = ctxt->modrm_rm; |
1090 | read_sse_reg(ctxt, &op->vec_val, ctxt->modrm_rm); | |
1253791d AK |
1091 | return rc; |
1092 | } | |
cbe2c9d3 AK |
1093 | if (ctxt->d & Mmx) { |
1094 | op->type = OP_MM; | |
1095 | op->bytes = 8; | |
bdc90722 | 1096 | op->addr.mm = ctxt->modrm_rm & 7; |
cbe2c9d3 AK |
1097 | return rc; |
1098 | } | |
2dbd0dd7 | 1099 | fetch_register_operand(op); |
1c73ef66 AK |
1100 | return rc; |
1101 | } | |
1102 | ||
2dbd0dd7 AK |
1103 | op->type = OP_MEM; |
1104 | ||
9dac77fa | 1105 | if (ctxt->ad_bytes == 2) { |
dd856efa AK |
1106 | unsigned bx = reg_read(ctxt, VCPU_REGS_RBX); |
1107 | unsigned bp = reg_read(ctxt, VCPU_REGS_RBP); | |
1108 | unsigned si = reg_read(ctxt, VCPU_REGS_RSI); | |
1109 | unsigned di = reg_read(ctxt, VCPU_REGS_RDI); | |
1c73ef66 AK |
1110 | |
1111 | /* 16-bit ModR/M decode. */ | |
9dac77fa | 1112 | switch (ctxt->modrm_mod) { |
1c73ef66 | 1113 | case 0: |
9dac77fa | 1114 | if (ctxt->modrm_rm == 6) |
e85a1085 | 1115 | modrm_ea += insn_fetch(u16, ctxt); |
1c73ef66 AK |
1116 | break; |
1117 | case 1: | |
e85a1085 | 1118 | modrm_ea += insn_fetch(s8, ctxt); |
1c73ef66 AK |
1119 | break; |
1120 | case 2: | |
e85a1085 | 1121 | modrm_ea += insn_fetch(u16, ctxt); |
1c73ef66 AK |
1122 | break; |
1123 | } | |
9dac77fa | 1124 | switch (ctxt->modrm_rm) { |
1c73ef66 | 1125 | case 0: |
2dbd0dd7 | 1126 | modrm_ea += bx + si; |
1c73ef66 AK |
1127 | break; |
1128 | case 1: | |
2dbd0dd7 | 1129 | modrm_ea += bx + di; |
1c73ef66 AK |
1130 | break; |
1131 | case 2: | |
2dbd0dd7 | 1132 | modrm_ea += bp + si; |
1c73ef66 AK |
1133 | break; |
1134 | case 3: | |
2dbd0dd7 | 1135 | modrm_ea += bp + di; |
1c73ef66 AK |
1136 | break; |
1137 | case 4: | |
2dbd0dd7 | 1138 | modrm_ea += si; |
1c73ef66 AK |
1139 | break; |
1140 | case 5: | |
2dbd0dd7 | 1141 | modrm_ea += di; |
1c73ef66 AK |
1142 | break; |
1143 | case 6: | |
9dac77fa | 1144 | if (ctxt->modrm_mod != 0) |
2dbd0dd7 | 1145 | modrm_ea += bp; |
1c73ef66 AK |
1146 | break; |
1147 | case 7: | |
2dbd0dd7 | 1148 | modrm_ea += bx; |
1c73ef66 AK |
1149 | break; |
1150 | } | |
9dac77fa AK |
1151 | if (ctxt->modrm_rm == 2 || ctxt->modrm_rm == 3 || |
1152 | (ctxt->modrm_rm == 6 && ctxt->modrm_mod != 0)) | |
1153 | ctxt->modrm_seg = VCPU_SREG_SS; | |
2dbd0dd7 | 1154 | modrm_ea = (u16)modrm_ea; |
1c73ef66 AK |
1155 | } else { |
1156 | /* 32/64-bit ModR/M decode. */ | |
9dac77fa | 1157 | if ((ctxt->modrm_rm & 7) == 4) { |
e85a1085 | 1158 | sib = insn_fetch(u8, ctxt); |
1c73ef66 AK |
1159 | index_reg |= (sib >> 3) & 7; |
1160 | base_reg |= sib & 7; | |
1161 | scale = sib >> 6; | |
1162 | ||
9dac77fa | 1163 | if ((base_reg & 7) == 5 && ctxt->modrm_mod == 0) |
e85a1085 | 1164 | modrm_ea += insn_fetch(s32, ctxt); |
a6e3407b | 1165 | else { |
dd856efa | 1166 | modrm_ea += reg_read(ctxt, base_reg); |
a6e3407b AK |
1167 | adjust_modrm_seg(ctxt, base_reg); |
1168 | } | |
dc71d0f1 | 1169 | if (index_reg != 4) |
dd856efa | 1170 | modrm_ea += reg_read(ctxt, index_reg) << scale; |
9dac77fa | 1171 | } else if ((ctxt->modrm_rm & 7) == 5 && ctxt->modrm_mod == 0) { |
84411d85 | 1172 | if (ctxt->mode == X86EMUL_MODE_PROT64) |
9dac77fa | 1173 | ctxt->rip_relative = 1; |
a6e3407b AK |
1174 | } else { |
1175 | base_reg = ctxt->modrm_rm; | |
dd856efa | 1176 | modrm_ea += reg_read(ctxt, base_reg); |
a6e3407b AK |
1177 | adjust_modrm_seg(ctxt, base_reg); |
1178 | } | |
9dac77fa | 1179 | switch (ctxt->modrm_mod) { |
1c73ef66 | 1180 | case 0: |
9dac77fa | 1181 | if (ctxt->modrm_rm == 5) |
e85a1085 | 1182 | modrm_ea += insn_fetch(s32, ctxt); |
1c73ef66 AK |
1183 | break; |
1184 | case 1: | |
e85a1085 | 1185 | modrm_ea += insn_fetch(s8, ctxt); |
1c73ef66 AK |
1186 | break; |
1187 | case 2: | |
e85a1085 | 1188 | modrm_ea += insn_fetch(s32, ctxt); |
1c73ef66 AK |
1189 | break; |
1190 | } | |
1191 | } | |
90de84f5 | 1192 | op->addr.mem.ea = modrm_ea; |
1c73ef66 AK |
1193 | done: |
1194 | return rc; | |
1195 | } | |
1196 | ||
1197 | static int decode_abs(struct x86_emulate_ctxt *ctxt, | |
2dbd0dd7 | 1198 | struct operand *op) |
1c73ef66 | 1199 | { |
3e2815e9 | 1200 | int rc = X86EMUL_CONTINUE; |
1c73ef66 | 1201 | |
2dbd0dd7 | 1202 | op->type = OP_MEM; |
9dac77fa | 1203 | switch (ctxt->ad_bytes) { |
1c73ef66 | 1204 | case 2: |
e85a1085 | 1205 | op->addr.mem.ea = insn_fetch(u16, ctxt); |
1c73ef66 AK |
1206 | break; |
1207 | case 4: | |
e85a1085 | 1208 | op->addr.mem.ea = insn_fetch(u32, ctxt); |
1c73ef66 AK |
1209 | break; |
1210 | case 8: | |
e85a1085 | 1211 | op->addr.mem.ea = insn_fetch(u64, ctxt); |
1c73ef66 AK |
1212 | break; |
1213 | } | |
1214 | done: | |
1215 | return rc; | |
1216 | } | |
1217 | ||
9dac77fa | 1218 | static void fetch_bit_operand(struct x86_emulate_ctxt *ctxt) |
35c843c4 | 1219 | { |
7129eeca | 1220 | long sv = 0, mask; |
35c843c4 | 1221 | |
9dac77fa AK |
1222 | if (ctxt->dst.type == OP_MEM && ctxt->src.type == OP_REG) { |
1223 | mask = ~(ctxt->dst.bytes * 8 - 1); | |
35c843c4 | 1224 | |
9dac77fa AK |
1225 | if (ctxt->src.bytes == 2) |
1226 | sv = (s16)ctxt->src.val & (s16)mask; | |
1227 | else if (ctxt->src.bytes == 4) | |
1228 | sv = (s32)ctxt->src.val & (s32)mask; | |
35c843c4 | 1229 | |
9dac77fa | 1230 | ctxt->dst.addr.mem.ea += (sv >> 3); |
35c843c4 | 1231 | } |
ba7ff2b7 WY |
1232 | |
1233 | /* only subword offset */ | |
9dac77fa | 1234 | ctxt->src.val &= (ctxt->dst.bytes << 3) - 1; |
35c843c4 WY |
1235 | } |
1236 | ||
dde7e6d1 | 1237 | static int read_emulated(struct x86_emulate_ctxt *ctxt, |
dde7e6d1 | 1238 | unsigned long addr, void *dest, unsigned size) |
6aa8b732 | 1239 | { |
dde7e6d1 | 1240 | int rc; |
9dac77fa | 1241 | struct read_cache *mc = &ctxt->mem_read; |
6aa8b732 | 1242 | |
f23b070e XG |
1243 | if (mc->pos < mc->end) |
1244 | goto read_cached; | |
6aa8b732 | 1245 | |
f23b070e XG |
1246 | WARN_ON((mc->end + size) >= sizeof(mc->data)); |
1247 | ||
1248 | rc = ctxt->ops->read_emulated(ctxt, addr, mc->data + mc->end, size, | |
1249 | &ctxt->exception); | |
1250 | if (rc != X86EMUL_CONTINUE) | |
1251 | return rc; | |
1252 | ||
1253 | mc->end += size; | |
1254 | ||
1255 | read_cached: | |
1256 | memcpy(dest, mc->data + mc->pos, size); | |
1257 | mc->pos += size; | |
dde7e6d1 AK |
1258 | return X86EMUL_CONTINUE; |
1259 | } | |
6aa8b732 | 1260 | |
3ca3ac4d AK |
1261 | static int segmented_read(struct x86_emulate_ctxt *ctxt, |
1262 | struct segmented_address addr, | |
1263 | void *data, | |
1264 | unsigned size) | |
1265 | { | |
9fa088f4 AK |
1266 | int rc; |
1267 | ulong linear; | |
1268 | ||
83b8795a | 1269 | rc = linearize(ctxt, addr, size, false, &linear); |
9fa088f4 AK |
1270 | if (rc != X86EMUL_CONTINUE) |
1271 | return rc; | |
7b105ca2 | 1272 | return read_emulated(ctxt, linear, data, size); |
3ca3ac4d AK |
1273 | } |
1274 | ||
1275 | static int segmented_write(struct x86_emulate_ctxt *ctxt, | |
1276 | struct segmented_address addr, | |
1277 | const void *data, | |
1278 | unsigned size) | |
1279 | { | |
9fa088f4 AK |
1280 | int rc; |
1281 | ulong linear; | |
1282 | ||
83b8795a | 1283 | rc = linearize(ctxt, addr, size, true, &linear); |
9fa088f4 AK |
1284 | if (rc != X86EMUL_CONTINUE) |
1285 | return rc; | |
0f65dd70 AK |
1286 | return ctxt->ops->write_emulated(ctxt, linear, data, size, |
1287 | &ctxt->exception); | |
3ca3ac4d AK |
1288 | } |
1289 | ||
1290 | static int segmented_cmpxchg(struct x86_emulate_ctxt *ctxt, | |
1291 | struct segmented_address addr, | |
1292 | const void *orig_data, const void *data, | |
1293 | unsigned size) | |
1294 | { | |
9fa088f4 AK |
1295 | int rc; |
1296 | ulong linear; | |
1297 | ||
83b8795a | 1298 | rc = linearize(ctxt, addr, size, true, &linear); |
9fa088f4 AK |
1299 | if (rc != X86EMUL_CONTINUE) |
1300 | return rc; | |
0f65dd70 AK |
1301 | return ctxt->ops->cmpxchg_emulated(ctxt, linear, orig_data, data, |
1302 | size, &ctxt->exception); | |
3ca3ac4d AK |
1303 | } |
1304 | ||
dde7e6d1 | 1305 | static int pio_in_emulated(struct x86_emulate_ctxt *ctxt, |
dde7e6d1 AK |
1306 | unsigned int size, unsigned short port, |
1307 | void *dest) | |
1308 | { | |
9dac77fa | 1309 | struct read_cache *rc = &ctxt->io_read; |
b4c6abfe | 1310 | |
dde7e6d1 | 1311 | if (rc->pos == rc->end) { /* refill pio read ahead */ |
dde7e6d1 | 1312 | unsigned int in_page, n; |
9dac77fa | 1313 | unsigned int count = ctxt->rep_prefix ? |
dd856efa | 1314 | address_mask(ctxt, reg_read(ctxt, VCPU_REGS_RCX)) : 1; |
dde7e6d1 | 1315 | in_page = (ctxt->eflags & EFLG_DF) ? |
dd856efa AK |
1316 | offset_in_page(reg_read(ctxt, VCPU_REGS_RDI)) : |
1317 | PAGE_SIZE - offset_in_page(reg_read(ctxt, VCPU_REGS_RDI)); | |
dde7e6d1 AK |
1318 | n = min(min(in_page, (unsigned int)sizeof(rc->data)) / size, |
1319 | count); | |
1320 | if (n == 0) | |
1321 | n = 1; | |
1322 | rc->pos = rc->end = 0; | |
7b105ca2 | 1323 | if (!ctxt->ops->pio_in_emulated(ctxt, size, port, rc->data, n)) |
dde7e6d1 AK |
1324 | return 0; |
1325 | rc->end = n * size; | |
6aa8b732 AK |
1326 | } |
1327 | ||
e6e39f04 NA |
1328 | if (ctxt->rep_prefix && (ctxt->d & String) && |
1329 | !(ctxt->eflags & EFLG_DF)) { | |
b3356bf0 GN |
1330 | ctxt->dst.data = rc->data + rc->pos; |
1331 | ctxt->dst.type = OP_MEM_STR; | |
1332 | ctxt->dst.count = (rc->end - rc->pos) / size; | |
1333 | rc->pos = rc->end; | |
1334 | } else { | |
1335 | memcpy(dest, rc->data + rc->pos, size); | |
1336 | rc->pos += size; | |
1337 | } | |
dde7e6d1 AK |
1338 | return 1; |
1339 | } | |
6aa8b732 | 1340 | |
7f3d35fd KW |
1341 | static int read_interrupt_descriptor(struct x86_emulate_ctxt *ctxt, |
1342 | u16 index, struct desc_struct *desc) | |
1343 | { | |
1344 | struct desc_ptr dt; | |
1345 | ulong addr; | |
1346 | ||
1347 | ctxt->ops->get_idt(ctxt, &dt); | |
1348 | ||
1349 | if (dt.size < index * 8 + 7) | |
1350 | return emulate_gp(ctxt, index << 3 | 0x2); | |
1351 | ||
1352 | addr = dt.address + index * 8; | |
1353 | return ctxt->ops->read_std(ctxt, addr, desc, sizeof *desc, | |
1354 | &ctxt->exception); | |
1355 | } | |
1356 | ||
dde7e6d1 | 1357 | static void get_descriptor_table_ptr(struct x86_emulate_ctxt *ctxt, |
dde7e6d1 AK |
1358 | u16 selector, struct desc_ptr *dt) |
1359 | { | |
0225fb50 | 1360 | const struct x86_emulate_ops *ops = ctxt->ops; |
2eedcac8 | 1361 | u32 base3 = 0; |
7b105ca2 | 1362 | |
dde7e6d1 AK |
1363 | if (selector & 1 << 2) { |
1364 | struct desc_struct desc; | |
1aa36616 AK |
1365 | u16 sel; |
1366 | ||
dde7e6d1 | 1367 | memset (dt, 0, sizeof *dt); |
2eedcac8 NA |
1368 | if (!ops->get_segment(ctxt, &sel, &desc, &base3, |
1369 | VCPU_SREG_LDTR)) | |
dde7e6d1 | 1370 | return; |
e09d082c | 1371 | |
dde7e6d1 | 1372 | dt->size = desc_limit_scaled(&desc); /* what if limit > 65535? */ |
2eedcac8 | 1373 | dt->address = get_desc_base(&desc) | ((u64)base3 << 32); |
dde7e6d1 | 1374 | } else |
4bff1e86 | 1375 | ops->get_gdt(ctxt, dt); |
dde7e6d1 | 1376 | } |
120df890 | 1377 | |
dde7e6d1 AK |
1378 | /* allowed just for 8 bytes segments */ |
1379 | static int read_segment_descriptor(struct x86_emulate_ctxt *ctxt, | |
e919464b AK |
1380 | u16 selector, struct desc_struct *desc, |
1381 | ulong *desc_addr_p) | |
dde7e6d1 AK |
1382 | { |
1383 | struct desc_ptr dt; | |
1384 | u16 index = selector >> 3; | |
dde7e6d1 | 1385 | ulong addr; |
120df890 | 1386 | |
7b105ca2 | 1387 | get_descriptor_table_ptr(ctxt, selector, &dt); |
120df890 | 1388 | |
35d3d4a1 AK |
1389 | if (dt.size < index * 8 + 7) |
1390 | return emulate_gp(ctxt, selector & 0xfffc); | |
e09d082c | 1391 | |
e919464b | 1392 | *desc_addr_p = addr = dt.address + index * 8; |
7b105ca2 TY |
1393 | return ctxt->ops->read_std(ctxt, addr, desc, sizeof *desc, |
1394 | &ctxt->exception); | |
dde7e6d1 | 1395 | } |
ef65c889 | 1396 | |
dde7e6d1 AK |
1397 | /* allowed just for 8 bytes segments */ |
1398 | static int write_segment_descriptor(struct x86_emulate_ctxt *ctxt, | |
dde7e6d1 AK |
1399 | u16 selector, struct desc_struct *desc) |
1400 | { | |
1401 | struct desc_ptr dt; | |
1402 | u16 index = selector >> 3; | |
dde7e6d1 | 1403 | ulong addr; |
6aa8b732 | 1404 | |
7b105ca2 | 1405 | get_descriptor_table_ptr(ctxt, selector, &dt); |
6e3d5dfb | 1406 | |
35d3d4a1 AK |
1407 | if (dt.size < index * 8 + 7) |
1408 | return emulate_gp(ctxt, selector & 0xfffc); | |
6aa8b732 | 1409 | |
dde7e6d1 | 1410 | addr = dt.address + index * 8; |
7b105ca2 TY |
1411 | return ctxt->ops->write_std(ctxt, addr, desc, sizeof *desc, |
1412 | &ctxt->exception); | |
dde7e6d1 | 1413 | } |
c7e75a3d | 1414 | |
5601d05b | 1415 | /* Does not support long mode */ |
2356aaeb | 1416 | static int __load_segment_descriptor(struct x86_emulate_ctxt *ctxt, |
5045b468 | 1417 | u16 selector, int seg, u8 cpl, bool in_task_switch) |
dde7e6d1 | 1418 | { |
869be99c | 1419 | struct desc_struct seg_desc, old_desc; |
2356aaeb | 1420 | u8 dpl, rpl; |
dde7e6d1 AK |
1421 | unsigned err_vec = GP_VECTOR; |
1422 | u32 err_code = 0; | |
1423 | bool null_selector = !(selector & ~0x3); /* 0000-0003 are null */ | |
e919464b | 1424 | ulong desc_addr; |
dde7e6d1 | 1425 | int ret; |
03ebebeb | 1426 | u16 dummy; |
e37a75a1 | 1427 | u32 base3 = 0; |
69f55cb1 | 1428 | |
dde7e6d1 | 1429 | memset(&seg_desc, 0, sizeof seg_desc); |
69f55cb1 | 1430 | |
f8da94e9 KW |
1431 | if (ctxt->mode == X86EMUL_MODE_REAL) { |
1432 | /* set real mode segment descriptor (keep limit etc. for | |
1433 | * unreal mode) */ | |
03ebebeb | 1434 | ctxt->ops->get_segment(ctxt, &dummy, &seg_desc, NULL, seg); |
dde7e6d1 | 1435 | set_desc_base(&seg_desc, selector << 4); |
dde7e6d1 | 1436 | goto load; |
f8da94e9 KW |
1437 | } else if (seg <= VCPU_SREG_GS && ctxt->mode == X86EMUL_MODE_VM86) { |
1438 | /* VM86 needs a clean new segment descriptor */ | |
1439 | set_desc_base(&seg_desc, selector << 4); | |
1440 | set_desc_limit(&seg_desc, 0xffff); | |
1441 | seg_desc.type = 3; | |
1442 | seg_desc.p = 1; | |
1443 | seg_desc.s = 1; | |
1444 | seg_desc.dpl = 3; | |
1445 | goto load; | |
dde7e6d1 AK |
1446 | } |
1447 | ||
79d5b4c3 | 1448 | rpl = selector & 3; |
79d5b4c3 AK |
1449 | |
1450 | /* NULL selector is not valid for TR, CS and SS (except for long mode) */ | |
1451 | if ((seg == VCPU_SREG_CS | |
1452 | || (seg == VCPU_SREG_SS | |
1453 | && (ctxt->mode != X86EMUL_MODE_PROT64 || rpl != cpl)) | |
1454 | || seg == VCPU_SREG_TR) | |
dde7e6d1 AK |
1455 | && null_selector) |
1456 | goto exception; | |
1457 | ||
1458 | /* TR should be in GDT only */ | |
1459 | if (seg == VCPU_SREG_TR && (selector & (1 << 2))) | |
1460 | goto exception; | |
1461 | ||
1462 | if (null_selector) /* for NULL selector skip all following checks */ | |
1463 | goto load; | |
1464 | ||
e919464b | 1465 | ret = read_segment_descriptor(ctxt, selector, &seg_desc, &desc_addr); |
dde7e6d1 AK |
1466 | if (ret != X86EMUL_CONTINUE) |
1467 | return ret; | |
1468 | ||
1469 | err_code = selector & 0xfffc; | |
1470 | err_vec = GP_VECTOR; | |
1471 | ||
fc058680 | 1472 | /* can't load system descriptor into segment selector */ |
dde7e6d1 AK |
1473 | if (seg <= VCPU_SREG_GS && !seg_desc.s) |
1474 | goto exception; | |
1475 | ||
1476 | if (!seg_desc.p) { | |
1477 | err_vec = (seg == VCPU_SREG_SS) ? SS_VECTOR : NP_VECTOR; | |
1478 | goto exception; | |
1479 | } | |
1480 | ||
dde7e6d1 | 1481 | dpl = seg_desc.dpl; |
dde7e6d1 AK |
1482 | |
1483 | switch (seg) { | |
1484 | case VCPU_SREG_SS: | |
1485 | /* | |
1486 | * segment is not a writable data segment or segment | |
1487 | * selector's RPL != CPL or segment selector's RPL != CPL | |
1488 | */ | |
1489 | if (rpl != cpl || (seg_desc.type & 0xa) != 0x2 || dpl != cpl) | |
1490 | goto exception; | |
6aa8b732 | 1491 | break; |
dde7e6d1 | 1492 | case VCPU_SREG_CS: |
5045b468 PB |
1493 | if (in_task_switch && rpl != dpl) |
1494 | goto exception; | |
1495 | ||
dde7e6d1 AK |
1496 | if (!(seg_desc.type & 8)) |
1497 | goto exception; | |
1498 | ||
1499 | if (seg_desc.type & 4) { | |
1500 | /* conforming */ | |
1501 | if (dpl > cpl) | |
1502 | goto exception; | |
1503 | } else { | |
1504 | /* nonconforming */ | |
1505 | if (rpl > cpl || dpl != cpl) | |
1506 | goto exception; | |
1507 | } | |
1508 | /* CS(RPL) <- CPL */ | |
1509 | selector = (selector & 0xfffc) | cpl; | |
6aa8b732 | 1510 | break; |
dde7e6d1 AK |
1511 | case VCPU_SREG_TR: |
1512 | if (seg_desc.s || (seg_desc.type != 1 && seg_desc.type != 9)) | |
1513 | goto exception; | |
869be99c AK |
1514 | old_desc = seg_desc; |
1515 | seg_desc.type |= 2; /* busy */ | |
1516 | ret = ctxt->ops->cmpxchg_emulated(ctxt, desc_addr, &old_desc, &seg_desc, | |
1517 | sizeof(seg_desc), &ctxt->exception); | |
1518 | if (ret != X86EMUL_CONTINUE) | |
1519 | return ret; | |
dde7e6d1 AK |
1520 | break; |
1521 | case VCPU_SREG_LDTR: | |
1522 | if (seg_desc.s || seg_desc.type != 2) | |
1523 | goto exception; | |
1524 | break; | |
1525 | default: /* DS, ES, FS, or GS */ | |
4e62417b | 1526 | /* |
dde7e6d1 AK |
1527 | * segment is not a data or readable code segment or |
1528 | * ((segment is a data or nonconforming code segment) | |
1529 | * and (both RPL and CPL > DPL)) | |
4e62417b | 1530 | */ |
dde7e6d1 AK |
1531 | if ((seg_desc.type & 0xa) == 0x8 || |
1532 | (((seg_desc.type & 0xc) != 0xc) && | |
1533 | (rpl > dpl && cpl > dpl))) | |
1534 | goto exception; | |
6aa8b732 | 1535 | break; |
dde7e6d1 AK |
1536 | } |
1537 | ||
1538 | if (seg_desc.s) { | |
1539 | /* mark segment as accessed */ | |
1540 | seg_desc.type |= 1; | |
7b105ca2 | 1541 | ret = write_segment_descriptor(ctxt, selector, &seg_desc); |
dde7e6d1 AK |
1542 | if (ret != X86EMUL_CONTINUE) |
1543 | return ret; | |
e37a75a1 NA |
1544 | } else if (ctxt->mode == X86EMUL_MODE_PROT64) { |
1545 | ret = ctxt->ops->read_std(ctxt, desc_addr+8, &base3, | |
1546 | sizeof(base3), &ctxt->exception); | |
1547 | if (ret != X86EMUL_CONTINUE) | |
1548 | return ret; | |
dde7e6d1 AK |
1549 | } |
1550 | load: | |
e37a75a1 | 1551 | ctxt->ops->set_segment(ctxt, selector, &seg_desc, base3, seg); |
dde7e6d1 AK |
1552 | return X86EMUL_CONTINUE; |
1553 | exception: | |
1554 | emulate_exception(ctxt, err_vec, err_code, true); | |
1555 | return X86EMUL_PROPAGATE_FAULT; | |
1556 | } | |
1557 | ||
2356aaeb PB |
1558 | static int load_segment_descriptor(struct x86_emulate_ctxt *ctxt, |
1559 | u16 selector, int seg) | |
1560 | { | |
1561 | u8 cpl = ctxt->ops->cpl(ctxt); | |
5045b468 | 1562 | return __load_segment_descriptor(ctxt, selector, seg, cpl, false); |
2356aaeb PB |
1563 | } |
1564 | ||
31be40b3 WY |
1565 | static void write_register_operand(struct operand *op) |
1566 | { | |
1567 | /* The 4-byte case *is* correct: in 64-bit mode we zero-extend. */ | |
1568 | switch (op->bytes) { | |
1569 | case 1: | |
1570 | *(u8 *)op->addr.reg = (u8)op->val; | |
1571 | break; | |
1572 | case 2: | |
1573 | *(u16 *)op->addr.reg = (u16)op->val; | |
1574 | break; | |
1575 | case 4: | |
1576 | *op->addr.reg = (u32)op->val; | |
1577 | break; /* 64b: zero-extend */ | |
1578 | case 8: | |
1579 | *op->addr.reg = op->val; | |
1580 | break; | |
1581 | } | |
1582 | } | |
1583 | ||
fb32b1ed | 1584 | static int writeback(struct x86_emulate_ctxt *ctxt, struct operand *op) |
dde7e6d1 AK |
1585 | { |
1586 | int rc; | |
dde7e6d1 | 1587 | |
fb32b1ed | 1588 | switch (op->type) { |
dde7e6d1 | 1589 | case OP_REG: |
fb32b1ed | 1590 | write_register_operand(op); |
6aa8b732 | 1591 | break; |
dde7e6d1 | 1592 | case OP_MEM: |
9dac77fa | 1593 | if (ctxt->lock_prefix) |
3ca3ac4d | 1594 | rc = segmented_cmpxchg(ctxt, |
fb32b1ed AK |
1595 | op->addr.mem, |
1596 | &op->orig_val, | |
1597 | &op->val, | |
1598 | op->bytes); | |
341de7e3 | 1599 | else |
3ca3ac4d | 1600 | rc = segmented_write(ctxt, |
fb32b1ed AK |
1601 | op->addr.mem, |
1602 | &op->val, | |
1603 | op->bytes); | |
dde7e6d1 AK |
1604 | if (rc != X86EMUL_CONTINUE) |
1605 | return rc; | |
a682e354 | 1606 | break; |
b3356bf0 GN |
1607 | case OP_MEM_STR: |
1608 | rc = segmented_write(ctxt, | |
fb32b1ed AK |
1609 | op->addr.mem, |
1610 | op->data, | |
1611 | op->bytes * op->count); | |
b3356bf0 GN |
1612 | if (rc != X86EMUL_CONTINUE) |
1613 | return rc; | |
1614 | break; | |
1253791d | 1615 | case OP_XMM: |
fb32b1ed | 1616 | write_sse_reg(ctxt, &op->vec_val, op->addr.xmm); |
1253791d | 1617 | break; |
cbe2c9d3 | 1618 | case OP_MM: |
fb32b1ed | 1619 | write_mmx_reg(ctxt, &op->mm_val, op->addr.mm); |
cbe2c9d3 | 1620 | break; |
dde7e6d1 AK |
1621 | case OP_NONE: |
1622 | /* no writeback */ | |
414e6277 | 1623 | break; |
dde7e6d1 | 1624 | default: |
414e6277 | 1625 | break; |
6aa8b732 | 1626 | } |
dde7e6d1 AK |
1627 | return X86EMUL_CONTINUE; |
1628 | } | |
6aa8b732 | 1629 | |
51ddff50 | 1630 | static int push(struct x86_emulate_ctxt *ctxt, void *data, int bytes) |
dde7e6d1 | 1631 | { |
4179bb02 | 1632 | struct segmented_address addr; |
0dc8d10f | 1633 | |
5ad105e5 | 1634 | rsp_increment(ctxt, -bytes); |
dd856efa | 1635 | addr.ea = reg_read(ctxt, VCPU_REGS_RSP) & stack_mask(ctxt); |
4179bb02 TY |
1636 | addr.seg = VCPU_SREG_SS; |
1637 | ||
51ddff50 AK |
1638 | return segmented_write(ctxt, addr, data, bytes); |
1639 | } | |
1640 | ||
1641 | static int em_push(struct x86_emulate_ctxt *ctxt) | |
1642 | { | |
4179bb02 | 1643 | /* Disable writeback. */ |
9dac77fa | 1644 | ctxt->dst.type = OP_NONE; |
51ddff50 | 1645 | return push(ctxt, &ctxt->src.val, ctxt->op_bytes); |
dde7e6d1 | 1646 | } |
69f55cb1 | 1647 | |
dde7e6d1 | 1648 | static int emulate_pop(struct x86_emulate_ctxt *ctxt, |
dde7e6d1 AK |
1649 | void *dest, int len) |
1650 | { | |
dde7e6d1 | 1651 | int rc; |
90de84f5 | 1652 | struct segmented_address addr; |
8b4caf66 | 1653 | |
dd856efa | 1654 | addr.ea = reg_read(ctxt, VCPU_REGS_RSP) & stack_mask(ctxt); |
90de84f5 | 1655 | addr.seg = VCPU_SREG_SS; |
3ca3ac4d | 1656 | rc = segmented_read(ctxt, addr, dest, len); |
dde7e6d1 AK |
1657 | if (rc != X86EMUL_CONTINUE) |
1658 | return rc; | |
1659 | ||
5ad105e5 | 1660 | rsp_increment(ctxt, len); |
dde7e6d1 | 1661 | return rc; |
8b4caf66 LV |
1662 | } |
1663 | ||
c54fe504 TY |
1664 | static int em_pop(struct x86_emulate_ctxt *ctxt) |
1665 | { | |
9dac77fa | 1666 | return emulate_pop(ctxt, &ctxt->dst.val, ctxt->op_bytes); |
c54fe504 TY |
1667 | } |
1668 | ||
dde7e6d1 | 1669 | static int emulate_popf(struct x86_emulate_ctxt *ctxt, |
7b105ca2 | 1670 | void *dest, int len) |
9de41573 GN |
1671 | { |
1672 | int rc; | |
dde7e6d1 AK |
1673 | unsigned long val, change_mask; |
1674 | int iopl = (ctxt->eflags & X86_EFLAGS_IOPL) >> IOPL_SHIFT; | |
7b105ca2 | 1675 | int cpl = ctxt->ops->cpl(ctxt); |
9de41573 | 1676 | |
3b9be3bf | 1677 | rc = emulate_pop(ctxt, &val, len); |
dde7e6d1 AK |
1678 | if (rc != X86EMUL_CONTINUE) |
1679 | return rc; | |
9de41573 | 1680 | |
dde7e6d1 AK |
1681 | change_mask = EFLG_CF | EFLG_PF | EFLG_AF | EFLG_ZF | EFLG_SF | EFLG_OF |
1682 | | EFLG_TF | EFLG_DF | EFLG_NT | EFLG_RF | EFLG_AC | EFLG_ID; | |
9de41573 | 1683 | |
dde7e6d1 AK |
1684 | switch(ctxt->mode) { |
1685 | case X86EMUL_MODE_PROT64: | |
1686 | case X86EMUL_MODE_PROT32: | |
1687 | case X86EMUL_MODE_PROT16: | |
1688 | if (cpl == 0) | |
1689 | change_mask |= EFLG_IOPL; | |
1690 | if (cpl <= iopl) | |
1691 | change_mask |= EFLG_IF; | |
1692 | break; | |
1693 | case X86EMUL_MODE_VM86: | |
35d3d4a1 AK |
1694 | if (iopl < 3) |
1695 | return emulate_gp(ctxt, 0); | |
dde7e6d1 AK |
1696 | change_mask |= EFLG_IF; |
1697 | break; | |
1698 | default: /* real mode */ | |
1699 | change_mask |= (EFLG_IOPL | EFLG_IF); | |
1700 | break; | |
9de41573 | 1701 | } |
dde7e6d1 AK |
1702 | |
1703 | *(unsigned long *)dest = | |
1704 | (ctxt->eflags & ~change_mask) | (val & change_mask); | |
1705 | ||
1706 | return rc; | |
9de41573 GN |
1707 | } |
1708 | ||
62aaa2f0 TY |
1709 | static int em_popf(struct x86_emulate_ctxt *ctxt) |
1710 | { | |
9dac77fa AK |
1711 | ctxt->dst.type = OP_REG; |
1712 | ctxt->dst.addr.reg = &ctxt->eflags; | |
1713 | ctxt->dst.bytes = ctxt->op_bytes; | |
1714 | return emulate_popf(ctxt, &ctxt->dst.val, ctxt->op_bytes); | |
62aaa2f0 TY |
1715 | } |
1716 | ||
612e89f0 AK |
1717 | static int em_enter(struct x86_emulate_ctxt *ctxt) |
1718 | { | |
1719 | int rc; | |
1720 | unsigned frame_size = ctxt->src.val; | |
1721 | unsigned nesting_level = ctxt->src2.val & 31; | |
dd856efa | 1722 | ulong rbp; |
612e89f0 AK |
1723 | |
1724 | if (nesting_level) | |
1725 | return X86EMUL_UNHANDLEABLE; | |
1726 | ||
dd856efa AK |
1727 | rbp = reg_read(ctxt, VCPU_REGS_RBP); |
1728 | rc = push(ctxt, &rbp, stack_size(ctxt)); | |
612e89f0 AK |
1729 | if (rc != X86EMUL_CONTINUE) |
1730 | return rc; | |
dd856efa | 1731 | assign_masked(reg_rmw(ctxt, VCPU_REGS_RBP), reg_read(ctxt, VCPU_REGS_RSP), |
612e89f0 | 1732 | stack_mask(ctxt)); |
dd856efa AK |
1733 | assign_masked(reg_rmw(ctxt, VCPU_REGS_RSP), |
1734 | reg_read(ctxt, VCPU_REGS_RSP) - frame_size, | |
612e89f0 AK |
1735 | stack_mask(ctxt)); |
1736 | return X86EMUL_CONTINUE; | |
1737 | } | |
1738 | ||
f47cfa31 AK |
1739 | static int em_leave(struct x86_emulate_ctxt *ctxt) |
1740 | { | |
dd856efa | 1741 | assign_masked(reg_rmw(ctxt, VCPU_REGS_RSP), reg_read(ctxt, VCPU_REGS_RBP), |
f47cfa31 | 1742 | stack_mask(ctxt)); |
dd856efa | 1743 | return emulate_pop(ctxt, reg_rmw(ctxt, VCPU_REGS_RBP), ctxt->op_bytes); |
f47cfa31 AK |
1744 | } |
1745 | ||
1cd196ea | 1746 | static int em_push_sreg(struct x86_emulate_ctxt *ctxt) |
7b262e90 | 1747 | { |
1cd196ea AK |
1748 | int seg = ctxt->src2.val; |
1749 | ||
9dac77fa | 1750 | ctxt->src.val = get_segment_selector(ctxt, seg); |
7b262e90 | 1751 | |
4487b3b4 | 1752 | return em_push(ctxt); |
7b262e90 GN |
1753 | } |
1754 | ||
1cd196ea | 1755 | static int em_pop_sreg(struct x86_emulate_ctxt *ctxt) |
38ba30ba | 1756 | { |
1cd196ea | 1757 | int seg = ctxt->src2.val; |
dde7e6d1 AK |
1758 | unsigned long selector; |
1759 | int rc; | |
38ba30ba | 1760 | |
9dac77fa | 1761 | rc = emulate_pop(ctxt, &selector, ctxt->op_bytes); |
dde7e6d1 AK |
1762 | if (rc != X86EMUL_CONTINUE) |
1763 | return rc; | |
1764 | ||
a5457e7b PB |
1765 | if (ctxt->modrm_reg == VCPU_SREG_SS) |
1766 | ctxt->interruptibility = KVM_X86_SHADOW_INT_MOV_SS; | |
1767 | ||
7b105ca2 | 1768 | rc = load_segment_descriptor(ctxt, (u16)selector, seg); |
dde7e6d1 | 1769 | return rc; |
38ba30ba GN |
1770 | } |
1771 | ||
b96a7fad | 1772 | static int em_pusha(struct x86_emulate_ctxt *ctxt) |
38ba30ba | 1773 | { |
dd856efa | 1774 | unsigned long old_esp = reg_read(ctxt, VCPU_REGS_RSP); |
dde7e6d1 AK |
1775 | int rc = X86EMUL_CONTINUE; |
1776 | int reg = VCPU_REGS_RAX; | |
38ba30ba | 1777 | |
dde7e6d1 AK |
1778 | while (reg <= VCPU_REGS_RDI) { |
1779 | (reg == VCPU_REGS_RSP) ? | |
dd856efa | 1780 | (ctxt->src.val = old_esp) : (ctxt->src.val = reg_read(ctxt, reg)); |
38ba30ba | 1781 | |
4487b3b4 | 1782 | rc = em_push(ctxt); |
dde7e6d1 AK |
1783 | if (rc != X86EMUL_CONTINUE) |
1784 | return rc; | |
38ba30ba | 1785 | |
dde7e6d1 | 1786 | ++reg; |
38ba30ba | 1787 | } |
38ba30ba | 1788 | |
dde7e6d1 | 1789 | return rc; |
38ba30ba GN |
1790 | } |
1791 | ||
62aaa2f0 TY |
1792 | static int em_pushf(struct x86_emulate_ctxt *ctxt) |
1793 | { | |
9dac77fa | 1794 | ctxt->src.val = (unsigned long)ctxt->eflags; |
62aaa2f0 TY |
1795 | return em_push(ctxt); |
1796 | } | |
1797 | ||
b96a7fad | 1798 | static int em_popa(struct x86_emulate_ctxt *ctxt) |
38ba30ba | 1799 | { |
dde7e6d1 AK |
1800 | int rc = X86EMUL_CONTINUE; |
1801 | int reg = VCPU_REGS_RDI; | |
38ba30ba | 1802 | |
dde7e6d1 AK |
1803 | while (reg >= VCPU_REGS_RAX) { |
1804 | if (reg == VCPU_REGS_RSP) { | |
5ad105e5 | 1805 | rsp_increment(ctxt, ctxt->op_bytes); |
dde7e6d1 AK |
1806 | --reg; |
1807 | } | |
38ba30ba | 1808 | |
dd856efa | 1809 | rc = emulate_pop(ctxt, reg_rmw(ctxt, reg), ctxt->op_bytes); |
dde7e6d1 AK |
1810 | if (rc != X86EMUL_CONTINUE) |
1811 | break; | |
1812 | --reg; | |
38ba30ba | 1813 | } |
dde7e6d1 | 1814 | return rc; |
38ba30ba GN |
1815 | } |
1816 | ||
dd856efa | 1817 | static int __emulate_int_real(struct x86_emulate_ctxt *ctxt, int irq) |
6e154e56 | 1818 | { |
0225fb50 | 1819 | const struct x86_emulate_ops *ops = ctxt->ops; |
5c56e1cf | 1820 | int rc; |
6e154e56 MG |
1821 | struct desc_ptr dt; |
1822 | gva_t cs_addr; | |
1823 | gva_t eip_addr; | |
1824 | u16 cs, eip; | |
6e154e56 MG |
1825 | |
1826 | /* TODO: Add limit checks */ | |
9dac77fa | 1827 | ctxt->src.val = ctxt->eflags; |
4487b3b4 | 1828 | rc = em_push(ctxt); |
5c56e1cf AK |
1829 | if (rc != X86EMUL_CONTINUE) |
1830 | return rc; | |
6e154e56 MG |
1831 | |
1832 | ctxt->eflags &= ~(EFLG_IF | EFLG_TF | EFLG_AC); | |
1833 | ||
9dac77fa | 1834 | ctxt->src.val = get_segment_selector(ctxt, VCPU_SREG_CS); |
4487b3b4 | 1835 | rc = em_push(ctxt); |
5c56e1cf AK |
1836 | if (rc != X86EMUL_CONTINUE) |
1837 | return rc; | |
6e154e56 | 1838 | |
9dac77fa | 1839 | ctxt->src.val = ctxt->_eip; |
4487b3b4 | 1840 | rc = em_push(ctxt); |
5c56e1cf AK |
1841 | if (rc != X86EMUL_CONTINUE) |
1842 | return rc; | |
1843 | ||
4bff1e86 | 1844 | ops->get_idt(ctxt, &dt); |
6e154e56 MG |
1845 | |
1846 | eip_addr = dt.address + (irq << 2); | |
1847 | cs_addr = dt.address + (irq << 2) + 2; | |
1848 | ||
0f65dd70 | 1849 | rc = ops->read_std(ctxt, cs_addr, &cs, 2, &ctxt->exception); |
6e154e56 MG |
1850 | if (rc != X86EMUL_CONTINUE) |
1851 | return rc; | |
1852 | ||
0f65dd70 | 1853 | rc = ops->read_std(ctxt, eip_addr, &eip, 2, &ctxt->exception); |
6e154e56 MG |
1854 | if (rc != X86EMUL_CONTINUE) |
1855 | return rc; | |
1856 | ||
7b105ca2 | 1857 | rc = load_segment_descriptor(ctxt, cs, VCPU_SREG_CS); |
6e154e56 MG |
1858 | if (rc != X86EMUL_CONTINUE) |
1859 | return rc; | |
1860 | ||
9dac77fa | 1861 | ctxt->_eip = eip; |
6e154e56 MG |
1862 | |
1863 | return rc; | |
1864 | } | |
1865 | ||
dd856efa AK |
1866 | int emulate_int_real(struct x86_emulate_ctxt *ctxt, int irq) |
1867 | { | |
1868 | int rc; | |
1869 | ||
1870 | invalidate_registers(ctxt); | |
1871 | rc = __emulate_int_real(ctxt, irq); | |
1872 | if (rc == X86EMUL_CONTINUE) | |
1873 | writeback_registers(ctxt); | |
1874 | return rc; | |
1875 | } | |
1876 | ||
7b105ca2 | 1877 | static int emulate_int(struct x86_emulate_ctxt *ctxt, int irq) |
6e154e56 MG |
1878 | { |
1879 | switch(ctxt->mode) { | |
1880 | case X86EMUL_MODE_REAL: | |
dd856efa | 1881 | return __emulate_int_real(ctxt, irq); |
6e154e56 MG |
1882 | case X86EMUL_MODE_VM86: |
1883 | case X86EMUL_MODE_PROT16: | |
1884 | case X86EMUL_MODE_PROT32: | |
1885 | case X86EMUL_MODE_PROT64: | |
1886 | default: | |
1887 | /* Protected mode interrupts unimplemented yet */ | |
1888 | return X86EMUL_UNHANDLEABLE; | |
1889 | } | |
1890 | } | |
1891 | ||
7b105ca2 | 1892 | static int emulate_iret_real(struct x86_emulate_ctxt *ctxt) |
38ba30ba | 1893 | { |
dde7e6d1 AK |
1894 | int rc = X86EMUL_CONTINUE; |
1895 | unsigned long temp_eip = 0; | |
1896 | unsigned long temp_eflags = 0; | |
1897 | unsigned long cs = 0; | |
1898 | unsigned long mask = EFLG_CF | EFLG_PF | EFLG_AF | EFLG_ZF | EFLG_SF | EFLG_TF | | |
1899 | EFLG_IF | EFLG_DF | EFLG_OF | EFLG_IOPL | EFLG_NT | EFLG_RF | | |
1900 | EFLG_AC | EFLG_ID | (1 << 1); /* Last one is the reserved bit */ | |
1901 | unsigned long vm86_mask = EFLG_VM | EFLG_VIF | EFLG_VIP; | |
38ba30ba | 1902 | |
dde7e6d1 | 1903 | /* TODO: Add stack limit check */ |
38ba30ba | 1904 | |
9dac77fa | 1905 | rc = emulate_pop(ctxt, &temp_eip, ctxt->op_bytes); |
38ba30ba | 1906 | |
dde7e6d1 AK |
1907 | if (rc != X86EMUL_CONTINUE) |
1908 | return rc; | |
38ba30ba | 1909 | |
35d3d4a1 AK |
1910 | if (temp_eip & ~0xffff) |
1911 | return emulate_gp(ctxt, 0); | |
38ba30ba | 1912 | |
9dac77fa | 1913 | rc = emulate_pop(ctxt, &cs, ctxt->op_bytes); |
38ba30ba | 1914 | |
dde7e6d1 AK |
1915 | if (rc != X86EMUL_CONTINUE) |
1916 | return rc; | |
38ba30ba | 1917 | |
9dac77fa | 1918 | rc = emulate_pop(ctxt, &temp_eflags, ctxt->op_bytes); |
38ba30ba | 1919 | |
dde7e6d1 AK |
1920 | if (rc != X86EMUL_CONTINUE) |
1921 | return rc; | |
38ba30ba | 1922 | |
7b105ca2 | 1923 | rc = load_segment_descriptor(ctxt, (u16)cs, VCPU_SREG_CS); |
38ba30ba | 1924 | |
dde7e6d1 AK |
1925 | if (rc != X86EMUL_CONTINUE) |
1926 | return rc; | |
38ba30ba | 1927 | |
9dac77fa | 1928 | ctxt->_eip = temp_eip; |
38ba30ba | 1929 | |
38ba30ba | 1930 | |
9dac77fa | 1931 | if (ctxt->op_bytes == 4) |
dde7e6d1 | 1932 | ctxt->eflags = ((temp_eflags & mask) | (ctxt->eflags & vm86_mask)); |
9dac77fa | 1933 | else if (ctxt->op_bytes == 2) { |
dde7e6d1 AK |
1934 | ctxt->eflags &= ~0xffff; |
1935 | ctxt->eflags |= temp_eflags; | |
38ba30ba | 1936 | } |
dde7e6d1 AK |
1937 | |
1938 | ctxt->eflags &= ~EFLG_RESERVED_ZEROS_MASK; /* Clear reserved zeros */ | |
1939 | ctxt->eflags |= EFLG_RESERVED_ONE_MASK; | |
1940 | ||
1941 | return rc; | |
38ba30ba GN |
1942 | } |
1943 | ||
e01991e7 | 1944 | static int em_iret(struct x86_emulate_ctxt *ctxt) |
c37eda13 | 1945 | { |
dde7e6d1 AK |
1946 | switch(ctxt->mode) { |
1947 | case X86EMUL_MODE_REAL: | |
7b105ca2 | 1948 | return emulate_iret_real(ctxt); |
dde7e6d1 AK |
1949 | case X86EMUL_MODE_VM86: |
1950 | case X86EMUL_MODE_PROT16: | |
1951 | case X86EMUL_MODE_PROT32: | |
1952 | case X86EMUL_MODE_PROT64: | |
c37eda13 | 1953 | default: |
dde7e6d1 AK |
1954 | /* iret from protected mode unimplemented yet */ |
1955 | return X86EMUL_UNHANDLEABLE; | |
c37eda13 | 1956 | } |
c37eda13 WY |
1957 | } |
1958 | ||
d2f62766 TY |
1959 | static int em_jmp_far(struct x86_emulate_ctxt *ctxt) |
1960 | { | |
d2f62766 TY |
1961 | int rc; |
1962 | unsigned short sel; | |
1963 | ||
9dac77fa | 1964 | memcpy(&sel, ctxt->src.valptr + ctxt->op_bytes, 2); |
d2f62766 | 1965 | |
7b105ca2 | 1966 | rc = load_segment_descriptor(ctxt, sel, VCPU_SREG_CS); |
d2f62766 TY |
1967 | if (rc != X86EMUL_CONTINUE) |
1968 | return rc; | |
1969 | ||
9dac77fa AK |
1970 | ctxt->_eip = 0; |
1971 | memcpy(&ctxt->_eip, ctxt->src.valptr, ctxt->op_bytes); | |
d2f62766 TY |
1972 | return X86EMUL_CONTINUE; |
1973 | } | |
1974 | ||
51187683 | 1975 | static int em_grp45(struct x86_emulate_ctxt *ctxt) |
8cdbd2c9 | 1976 | { |
4179bb02 | 1977 | int rc = X86EMUL_CONTINUE; |
8cdbd2c9 | 1978 | |
9dac77fa | 1979 | switch (ctxt->modrm_reg) { |
d19292e4 MG |
1980 | case 2: /* call near abs */ { |
1981 | long int old_eip; | |
9dac77fa AK |
1982 | old_eip = ctxt->_eip; |
1983 | ctxt->_eip = ctxt->src.val; | |
1984 | ctxt->src.val = old_eip; | |
4487b3b4 | 1985 | rc = em_push(ctxt); |
d19292e4 MG |
1986 | break; |
1987 | } | |
8cdbd2c9 | 1988 | case 4: /* jmp abs */ |
9dac77fa | 1989 | ctxt->_eip = ctxt->src.val; |
8cdbd2c9 | 1990 | break; |
d2f62766 TY |
1991 | case 5: /* jmp far */ |
1992 | rc = em_jmp_far(ctxt); | |
1993 | break; | |
8cdbd2c9 | 1994 | case 6: /* push */ |
4487b3b4 | 1995 | rc = em_push(ctxt); |
8cdbd2c9 | 1996 | break; |
8cdbd2c9 | 1997 | } |
4179bb02 | 1998 | return rc; |
8cdbd2c9 LV |
1999 | } |
2000 | ||
e0dac408 | 2001 | static int em_cmpxchg8b(struct x86_emulate_ctxt *ctxt) |
8cdbd2c9 | 2002 | { |
9dac77fa | 2003 | u64 old = ctxt->dst.orig_val64; |
8cdbd2c9 | 2004 | |
aaa05f24 NA |
2005 | if (ctxt->dst.bytes == 16) |
2006 | return X86EMUL_UNHANDLEABLE; | |
2007 | ||
dd856efa AK |
2008 | if (((u32) (old >> 0) != (u32) reg_read(ctxt, VCPU_REGS_RAX)) || |
2009 | ((u32) (old >> 32) != (u32) reg_read(ctxt, VCPU_REGS_RDX))) { | |
2010 | *reg_write(ctxt, VCPU_REGS_RAX) = (u32) (old >> 0); | |
2011 | *reg_write(ctxt, VCPU_REGS_RDX) = (u32) (old >> 32); | |
05f086f8 | 2012 | ctxt->eflags &= ~EFLG_ZF; |
8cdbd2c9 | 2013 | } else { |
dd856efa AK |
2014 | ctxt->dst.val64 = ((u64)reg_read(ctxt, VCPU_REGS_RCX) << 32) | |
2015 | (u32) reg_read(ctxt, VCPU_REGS_RBX); | |
8cdbd2c9 | 2016 | |
05f086f8 | 2017 | ctxt->eflags |= EFLG_ZF; |
8cdbd2c9 | 2018 | } |
1b30eaa8 | 2019 | return X86EMUL_CONTINUE; |
8cdbd2c9 LV |
2020 | } |
2021 | ||
ebda02c2 TY |
2022 | static int em_ret(struct x86_emulate_ctxt *ctxt) |
2023 | { | |
9dac77fa AK |
2024 | ctxt->dst.type = OP_REG; |
2025 | ctxt->dst.addr.reg = &ctxt->_eip; | |
2026 | ctxt->dst.bytes = ctxt->op_bytes; | |
ebda02c2 TY |
2027 | return em_pop(ctxt); |
2028 | } | |
2029 | ||
e01991e7 | 2030 | static int em_ret_far(struct x86_emulate_ctxt *ctxt) |
a77ab5ea | 2031 | { |
a77ab5ea AK |
2032 | int rc; |
2033 | unsigned long cs; | |
2034 | ||
9dac77fa | 2035 | rc = emulate_pop(ctxt, &ctxt->_eip, ctxt->op_bytes); |
1b30eaa8 | 2036 | if (rc != X86EMUL_CONTINUE) |
a77ab5ea | 2037 | return rc; |
9dac77fa AK |
2038 | if (ctxt->op_bytes == 4) |
2039 | ctxt->_eip = (u32)ctxt->_eip; | |
2040 | rc = emulate_pop(ctxt, &cs, ctxt->op_bytes); | |
1b30eaa8 | 2041 | if (rc != X86EMUL_CONTINUE) |
a77ab5ea | 2042 | return rc; |
7b105ca2 | 2043 | rc = load_segment_descriptor(ctxt, (u16)cs, VCPU_SREG_CS); |
a77ab5ea AK |
2044 | return rc; |
2045 | } | |
2046 | ||
3261107e BR |
2047 | static int em_ret_far_imm(struct x86_emulate_ctxt *ctxt) |
2048 | { | |
2049 | int rc; | |
2050 | ||
2051 | rc = em_ret_far(ctxt); | |
2052 | if (rc != X86EMUL_CONTINUE) | |
2053 | return rc; | |
2054 | rsp_increment(ctxt, ctxt->src.val); | |
2055 | return X86EMUL_CONTINUE; | |
2056 | } | |
2057 | ||
e940b5c2 TY |
2058 | static int em_cmpxchg(struct x86_emulate_ctxt *ctxt) |
2059 | { | |
2060 | /* Save real source value, then compare EAX against destination. */ | |
37c564f2 NA |
2061 | ctxt->dst.orig_val = ctxt->dst.val; |
2062 | ctxt->dst.val = reg_read(ctxt, VCPU_REGS_RAX); | |
e940b5c2 | 2063 | ctxt->src.orig_val = ctxt->src.val; |
37c564f2 | 2064 | ctxt->src.val = ctxt->dst.orig_val; |
158de57f | 2065 | fastop(ctxt, em_cmp); |
e940b5c2 TY |
2066 | |
2067 | if (ctxt->eflags & EFLG_ZF) { | |
2068 | /* Success: write back to memory. */ | |
2069 | ctxt->dst.val = ctxt->src.orig_val; | |
2070 | } else { | |
2071 | /* Failure: write the value we saw to EAX. */ | |
2072 | ctxt->dst.type = OP_REG; | |
dd856efa | 2073 | ctxt->dst.addr.reg = reg_rmw(ctxt, VCPU_REGS_RAX); |
37c564f2 | 2074 | ctxt->dst.val = ctxt->dst.orig_val; |
e940b5c2 TY |
2075 | } |
2076 | return X86EMUL_CONTINUE; | |
2077 | } | |
2078 | ||
d4b4325f | 2079 | static int em_lseg(struct x86_emulate_ctxt *ctxt) |
09b5f4d3 | 2080 | { |
d4b4325f | 2081 | int seg = ctxt->src2.val; |
09b5f4d3 WY |
2082 | unsigned short sel; |
2083 | int rc; | |
2084 | ||
9dac77fa | 2085 | memcpy(&sel, ctxt->src.valptr + ctxt->op_bytes, 2); |
09b5f4d3 | 2086 | |
7b105ca2 | 2087 | rc = load_segment_descriptor(ctxt, sel, seg); |
09b5f4d3 WY |
2088 | if (rc != X86EMUL_CONTINUE) |
2089 | return rc; | |
2090 | ||
9dac77fa | 2091 | ctxt->dst.val = ctxt->src.val; |
09b5f4d3 WY |
2092 | return rc; |
2093 | } | |
2094 | ||
7b105ca2 | 2095 | static void |
e66bb2cc | 2096 | setup_syscalls_segments(struct x86_emulate_ctxt *ctxt, |
7b105ca2 | 2097 | struct desc_struct *cs, struct desc_struct *ss) |
e66bb2cc | 2098 | { |
e66bb2cc | 2099 | cs->l = 0; /* will be adjusted later */ |
79168fd1 | 2100 | set_desc_base(cs, 0); /* flat segment */ |
e66bb2cc | 2101 | cs->g = 1; /* 4kb granularity */ |
79168fd1 | 2102 | set_desc_limit(cs, 0xfffff); /* 4GB limit */ |
e66bb2cc AP |
2103 | cs->type = 0x0b; /* Read, Execute, Accessed */ |
2104 | cs->s = 1; | |
2105 | cs->dpl = 0; /* will be adjusted later */ | |
79168fd1 GN |
2106 | cs->p = 1; |
2107 | cs->d = 1; | |
99245b50 | 2108 | cs->avl = 0; |
e66bb2cc | 2109 | |
79168fd1 GN |
2110 | set_desc_base(ss, 0); /* flat segment */ |
2111 | set_desc_limit(ss, 0xfffff); /* 4GB limit */ | |
e66bb2cc AP |
2112 | ss->g = 1; /* 4kb granularity */ |
2113 | ss->s = 1; | |
2114 | ss->type = 0x03; /* Read/Write, Accessed */ | |
79168fd1 | 2115 | ss->d = 1; /* 32bit stack segment */ |
e66bb2cc | 2116 | ss->dpl = 0; |
79168fd1 | 2117 | ss->p = 1; |
99245b50 GN |
2118 | ss->l = 0; |
2119 | ss->avl = 0; | |
e66bb2cc AP |
2120 | } |
2121 | ||
1a18a69b AK |
2122 | static bool vendor_intel(struct x86_emulate_ctxt *ctxt) |
2123 | { | |
2124 | u32 eax, ebx, ecx, edx; | |
2125 | ||
2126 | eax = ecx = 0; | |
0017f93a AK |
2127 | ctxt->ops->get_cpuid(ctxt, &eax, &ebx, &ecx, &edx); |
2128 | return ebx == X86EMUL_CPUID_VENDOR_GenuineIntel_ebx | |
1a18a69b AK |
2129 | && ecx == X86EMUL_CPUID_VENDOR_GenuineIntel_ecx |
2130 | && edx == X86EMUL_CPUID_VENDOR_GenuineIntel_edx; | |
2131 | } | |
2132 | ||
c2226fc9 SB |
2133 | static bool em_syscall_is_enabled(struct x86_emulate_ctxt *ctxt) |
2134 | { | |
0225fb50 | 2135 | const struct x86_emulate_ops *ops = ctxt->ops; |
c2226fc9 SB |
2136 | u32 eax, ebx, ecx, edx; |
2137 | ||
2138 | /* | |
2139 | * syscall should always be enabled in longmode - so only become | |
2140 | * vendor specific (cpuid) if other modes are active... | |
2141 | */ | |
2142 | if (ctxt->mode == X86EMUL_MODE_PROT64) | |
2143 | return true; | |
2144 | ||
2145 | eax = 0x00000000; | |
2146 | ecx = 0x00000000; | |
0017f93a AK |
2147 | ops->get_cpuid(ctxt, &eax, &ebx, &ecx, &edx); |
2148 | /* | |
2149 | * Intel ("GenuineIntel") | |
2150 | * remark: Intel CPUs only support "syscall" in 64bit | |
2151 | * longmode. Also an 64bit guest with a | |
2152 | * 32bit compat-app running will #UD !! While this | |
2153 | * behaviour can be fixed (by emulating) into AMD | |
2154 | * response - CPUs of AMD can't behave like Intel. | |
2155 | */ | |
2156 | if (ebx == X86EMUL_CPUID_VENDOR_GenuineIntel_ebx && | |
2157 | ecx == X86EMUL_CPUID_VENDOR_GenuineIntel_ecx && | |
2158 | edx == X86EMUL_CPUID_VENDOR_GenuineIntel_edx) | |
2159 | return false; | |
2160 | ||
2161 | /* AMD ("AuthenticAMD") */ | |
2162 | if (ebx == X86EMUL_CPUID_VENDOR_AuthenticAMD_ebx && | |
2163 | ecx == X86EMUL_CPUID_VENDOR_AuthenticAMD_ecx && | |
2164 | edx == X86EMUL_CPUID_VENDOR_AuthenticAMD_edx) | |
2165 | return true; | |
2166 | ||
2167 | /* AMD ("AMDisbetter!") */ | |
2168 | if (ebx == X86EMUL_CPUID_VENDOR_AMDisbetterI_ebx && | |
2169 | ecx == X86EMUL_CPUID_VENDOR_AMDisbetterI_ecx && | |
2170 | edx == X86EMUL_CPUID_VENDOR_AMDisbetterI_edx) | |
2171 | return true; | |
c2226fc9 SB |
2172 | |
2173 | /* default: (not Intel, not AMD), apply Intel's stricter rules... */ | |
2174 | return false; | |
2175 | } | |
2176 | ||
e01991e7 | 2177 | static int em_syscall(struct x86_emulate_ctxt *ctxt) |
e66bb2cc | 2178 | { |
0225fb50 | 2179 | const struct x86_emulate_ops *ops = ctxt->ops; |
79168fd1 | 2180 | struct desc_struct cs, ss; |
e66bb2cc | 2181 | u64 msr_data; |
79168fd1 | 2182 | u16 cs_sel, ss_sel; |
c2ad2bb3 | 2183 | u64 efer = 0; |
e66bb2cc AP |
2184 | |
2185 | /* syscall is not available in real mode */ | |
2e901c4c | 2186 | if (ctxt->mode == X86EMUL_MODE_REAL || |
35d3d4a1 AK |
2187 | ctxt->mode == X86EMUL_MODE_VM86) |
2188 | return emulate_ud(ctxt); | |
e66bb2cc | 2189 | |
c2226fc9 SB |
2190 | if (!(em_syscall_is_enabled(ctxt))) |
2191 | return emulate_ud(ctxt); | |
2192 | ||
c2ad2bb3 | 2193 | ops->get_msr(ctxt, MSR_EFER, &efer); |
7b105ca2 | 2194 | setup_syscalls_segments(ctxt, &cs, &ss); |
e66bb2cc | 2195 | |
c2226fc9 SB |
2196 | if (!(efer & EFER_SCE)) |
2197 | return emulate_ud(ctxt); | |
2198 | ||
717746e3 | 2199 | ops->get_msr(ctxt, MSR_STAR, &msr_data); |
e66bb2cc | 2200 | msr_data >>= 32; |
79168fd1 GN |
2201 | cs_sel = (u16)(msr_data & 0xfffc); |
2202 | ss_sel = (u16)(msr_data + 8); | |
e66bb2cc | 2203 | |
c2ad2bb3 | 2204 | if (efer & EFER_LMA) { |
79168fd1 | 2205 | cs.d = 0; |
e66bb2cc AP |
2206 | cs.l = 1; |
2207 | } | |
1aa36616 AK |
2208 | ops->set_segment(ctxt, cs_sel, &cs, 0, VCPU_SREG_CS); |
2209 | ops->set_segment(ctxt, ss_sel, &ss, 0, VCPU_SREG_SS); | |
e66bb2cc | 2210 | |
dd856efa | 2211 | *reg_write(ctxt, VCPU_REGS_RCX) = ctxt->_eip; |
c2ad2bb3 | 2212 | if (efer & EFER_LMA) { |
e66bb2cc | 2213 | #ifdef CONFIG_X86_64 |
dd856efa | 2214 | *reg_write(ctxt, VCPU_REGS_R11) = ctxt->eflags & ~EFLG_RF; |
e66bb2cc | 2215 | |
717746e3 | 2216 | ops->get_msr(ctxt, |
3fb1b5db GN |
2217 | ctxt->mode == X86EMUL_MODE_PROT64 ? |
2218 | MSR_LSTAR : MSR_CSTAR, &msr_data); | |
9dac77fa | 2219 | ctxt->_eip = msr_data; |
e66bb2cc | 2220 | |
717746e3 | 2221 | ops->get_msr(ctxt, MSR_SYSCALL_MASK, &msr_data); |
e66bb2cc AP |
2222 | ctxt->eflags &= ~(msr_data | EFLG_RF); |
2223 | #endif | |
2224 | } else { | |
2225 | /* legacy mode */ | |
717746e3 | 2226 | ops->get_msr(ctxt, MSR_STAR, &msr_data); |
9dac77fa | 2227 | ctxt->_eip = (u32)msr_data; |
e66bb2cc AP |
2228 | |
2229 | ctxt->eflags &= ~(EFLG_VM | EFLG_IF | EFLG_RF); | |
2230 | } | |
2231 | ||
e54cfa97 | 2232 | return X86EMUL_CONTINUE; |
e66bb2cc AP |
2233 | } |
2234 | ||
e01991e7 | 2235 | static int em_sysenter(struct x86_emulate_ctxt *ctxt) |
8c604352 | 2236 | { |
0225fb50 | 2237 | const struct x86_emulate_ops *ops = ctxt->ops; |
79168fd1 | 2238 | struct desc_struct cs, ss; |
8c604352 | 2239 | u64 msr_data; |
79168fd1 | 2240 | u16 cs_sel, ss_sel; |
c2ad2bb3 | 2241 | u64 efer = 0; |
8c604352 | 2242 | |
7b105ca2 | 2243 | ops->get_msr(ctxt, MSR_EFER, &efer); |
a0044755 | 2244 | /* inject #GP if in real mode */ |
35d3d4a1 AK |
2245 | if (ctxt->mode == X86EMUL_MODE_REAL) |
2246 | return emulate_gp(ctxt, 0); | |
8c604352 | 2247 | |
1a18a69b AK |
2248 | /* |
2249 | * Not recognized on AMD in compat mode (but is recognized in legacy | |
2250 | * mode). | |
2251 | */ | |
2252 | if ((ctxt->mode == X86EMUL_MODE_PROT32) && (efer & EFER_LMA) | |
2253 | && !vendor_intel(ctxt)) | |
2254 | return emulate_ud(ctxt); | |
2255 | ||
8c604352 AP |
2256 | /* XXX sysenter/sysexit have not been tested in 64bit mode. |
2257 | * Therefore, we inject an #UD. | |
2258 | */ | |
35d3d4a1 AK |
2259 | if (ctxt->mode == X86EMUL_MODE_PROT64) |
2260 | return emulate_ud(ctxt); | |
8c604352 | 2261 | |
7b105ca2 | 2262 | setup_syscalls_segments(ctxt, &cs, &ss); |
8c604352 | 2263 | |
717746e3 | 2264 | ops->get_msr(ctxt, MSR_IA32_SYSENTER_CS, &msr_data); |
8c604352 AP |
2265 | switch (ctxt->mode) { |
2266 | case X86EMUL_MODE_PROT32: | |
35d3d4a1 AK |
2267 | if ((msr_data & 0xfffc) == 0x0) |
2268 | return emulate_gp(ctxt, 0); | |
8c604352 AP |
2269 | break; |
2270 | case X86EMUL_MODE_PROT64: | |
35d3d4a1 AK |
2271 | if (msr_data == 0x0) |
2272 | return emulate_gp(ctxt, 0); | |
8c604352 | 2273 | break; |
9d1b39a9 GN |
2274 | default: |
2275 | break; | |
8c604352 AP |
2276 | } |
2277 | ||
2278 | ctxt->eflags &= ~(EFLG_VM | EFLG_IF | EFLG_RF); | |
79168fd1 GN |
2279 | cs_sel = (u16)msr_data; |
2280 | cs_sel &= ~SELECTOR_RPL_MASK; | |
2281 | ss_sel = cs_sel + 8; | |
2282 | ss_sel &= ~SELECTOR_RPL_MASK; | |
c2ad2bb3 | 2283 | if (ctxt->mode == X86EMUL_MODE_PROT64 || (efer & EFER_LMA)) { |
79168fd1 | 2284 | cs.d = 0; |
8c604352 AP |
2285 | cs.l = 1; |
2286 | } | |
2287 | ||
1aa36616 AK |
2288 | ops->set_segment(ctxt, cs_sel, &cs, 0, VCPU_SREG_CS); |
2289 | ops->set_segment(ctxt, ss_sel, &ss, 0, VCPU_SREG_SS); | |
8c604352 | 2290 | |
717746e3 | 2291 | ops->get_msr(ctxt, MSR_IA32_SYSENTER_EIP, &msr_data); |
9dac77fa | 2292 | ctxt->_eip = msr_data; |
8c604352 | 2293 | |
717746e3 | 2294 | ops->get_msr(ctxt, MSR_IA32_SYSENTER_ESP, &msr_data); |
dd856efa | 2295 | *reg_write(ctxt, VCPU_REGS_RSP) = msr_data; |
8c604352 | 2296 | |
e54cfa97 | 2297 | return X86EMUL_CONTINUE; |
8c604352 AP |
2298 | } |
2299 | ||
e01991e7 | 2300 | static int em_sysexit(struct x86_emulate_ctxt *ctxt) |
4668f050 | 2301 | { |
0225fb50 | 2302 | const struct x86_emulate_ops *ops = ctxt->ops; |
79168fd1 | 2303 | struct desc_struct cs, ss; |
4668f050 AP |
2304 | u64 msr_data; |
2305 | int usermode; | |
1249b96e | 2306 | u16 cs_sel = 0, ss_sel = 0; |
4668f050 | 2307 | |
a0044755 GN |
2308 | /* inject #GP if in real mode or Virtual 8086 mode */ |
2309 | if (ctxt->mode == X86EMUL_MODE_REAL || | |
35d3d4a1 AK |
2310 | ctxt->mode == X86EMUL_MODE_VM86) |
2311 | return emulate_gp(ctxt, 0); | |
4668f050 | 2312 | |
7b105ca2 | 2313 | setup_syscalls_segments(ctxt, &cs, &ss); |
4668f050 | 2314 | |
9dac77fa | 2315 | if ((ctxt->rex_prefix & 0x8) != 0x0) |
4668f050 AP |
2316 | usermode = X86EMUL_MODE_PROT64; |
2317 | else | |
2318 | usermode = X86EMUL_MODE_PROT32; | |
2319 | ||
2320 | cs.dpl = 3; | |
2321 | ss.dpl = 3; | |
717746e3 | 2322 | ops->get_msr(ctxt, MSR_IA32_SYSENTER_CS, &msr_data); |
4668f050 AP |
2323 | switch (usermode) { |
2324 | case X86EMUL_MODE_PROT32: | |
79168fd1 | 2325 | cs_sel = (u16)(msr_data + 16); |
35d3d4a1 AK |
2326 | if ((msr_data & 0xfffc) == 0x0) |
2327 | return emulate_gp(ctxt, 0); | |
79168fd1 | 2328 | ss_sel = (u16)(msr_data + 24); |
4668f050 AP |
2329 | break; |
2330 | case X86EMUL_MODE_PROT64: | |
79168fd1 | 2331 | cs_sel = (u16)(msr_data + 32); |
35d3d4a1 AK |
2332 | if (msr_data == 0x0) |
2333 | return emulate_gp(ctxt, 0); | |
79168fd1 GN |
2334 | ss_sel = cs_sel + 8; |
2335 | cs.d = 0; | |
4668f050 AP |
2336 | cs.l = 1; |
2337 | break; | |
2338 | } | |
79168fd1 GN |
2339 | cs_sel |= SELECTOR_RPL_MASK; |
2340 | ss_sel |= SELECTOR_RPL_MASK; | |
4668f050 | 2341 | |
1aa36616 AK |
2342 | ops->set_segment(ctxt, cs_sel, &cs, 0, VCPU_SREG_CS); |
2343 | ops->set_segment(ctxt, ss_sel, &ss, 0, VCPU_SREG_SS); | |
4668f050 | 2344 | |
dd856efa AK |
2345 | ctxt->_eip = reg_read(ctxt, VCPU_REGS_RDX); |
2346 | *reg_write(ctxt, VCPU_REGS_RSP) = reg_read(ctxt, VCPU_REGS_RCX); | |
4668f050 | 2347 | |
e54cfa97 | 2348 | return X86EMUL_CONTINUE; |
4668f050 AP |
2349 | } |
2350 | ||
7b105ca2 | 2351 | static bool emulator_bad_iopl(struct x86_emulate_ctxt *ctxt) |
f850e2e6 GN |
2352 | { |
2353 | int iopl; | |
2354 | if (ctxt->mode == X86EMUL_MODE_REAL) | |
2355 | return false; | |
2356 | if (ctxt->mode == X86EMUL_MODE_VM86) | |
2357 | return true; | |
2358 | iopl = (ctxt->eflags & X86_EFLAGS_IOPL) >> IOPL_SHIFT; | |
7b105ca2 | 2359 | return ctxt->ops->cpl(ctxt) > iopl; |
f850e2e6 GN |
2360 | } |
2361 | ||
2362 | static bool emulator_io_port_access_allowed(struct x86_emulate_ctxt *ctxt, | |
f850e2e6 GN |
2363 | u16 port, u16 len) |
2364 | { | |
0225fb50 | 2365 | const struct x86_emulate_ops *ops = ctxt->ops; |
79168fd1 | 2366 | struct desc_struct tr_seg; |
5601d05b | 2367 | u32 base3; |
f850e2e6 | 2368 | int r; |
1aa36616 | 2369 | u16 tr, io_bitmap_ptr, perm, bit_idx = port & 0x7; |
f850e2e6 | 2370 | unsigned mask = (1 << len) - 1; |
5601d05b | 2371 | unsigned long base; |
f850e2e6 | 2372 | |
1aa36616 | 2373 | ops->get_segment(ctxt, &tr, &tr_seg, &base3, VCPU_SREG_TR); |
79168fd1 | 2374 | if (!tr_seg.p) |
f850e2e6 | 2375 | return false; |
79168fd1 | 2376 | if (desc_limit_scaled(&tr_seg) < 103) |
f850e2e6 | 2377 | return false; |
5601d05b GN |
2378 | base = get_desc_base(&tr_seg); |
2379 | #ifdef CONFIG_X86_64 | |
2380 | base |= ((u64)base3) << 32; | |
2381 | #endif | |
0f65dd70 | 2382 | r = ops->read_std(ctxt, base + 102, &io_bitmap_ptr, 2, NULL); |
f850e2e6 GN |
2383 | if (r != X86EMUL_CONTINUE) |
2384 | return false; | |
79168fd1 | 2385 | if (io_bitmap_ptr + port/8 > desc_limit_scaled(&tr_seg)) |
f850e2e6 | 2386 | return false; |
0f65dd70 | 2387 | r = ops->read_std(ctxt, base + io_bitmap_ptr + port/8, &perm, 2, NULL); |
f850e2e6 GN |
2388 | if (r != X86EMUL_CONTINUE) |
2389 | return false; | |
2390 | if ((perm >> bit_idx) & mask) | |
2391 | return false; | |
2392 | return true; | |
2393 | } | |
2394 | ||
2395 | static bool emulator_io_permited(struct x86_emulate_ctxt *ctxt, | |
f850e2e6 GN |
2396 | u16 port, u16 len) |
2397 | { | |
4fc40f07 GN |
2398 | if (ctxt->perm_ok) |
2399 | return true; | |
2400 | ||
7b105ca2 TY |
2401 | if (emulator_bad_iopl(ctxt)) |
2402 | if (!emulator_io_port_access_allowed(ctxt, port, len)) | |
f850e2e6 | 2403 | return false; |
4fc40f07 GN |
2404 | |
2405 | ctxt->perm_ok = true; | |
2406 | ||
f850e2e6 GN |
2407 | return true; |
2408 | } | |
2409 | ||
38ba30ba | 2410 | static void save_state_to_tss16(struct x86_emulate_ctxt *ctxt, |
38ba30ba GN |
2411 | struct tss_segment_16 *tss) |
2412 | { | |
9dac77fa | 2413 | tss->ip = ctxt->_eip; |
38ba30ba | 2414 | tss->flag = ctxt->eflags; |
dd856efa AK |
2415 | tss->ax = reg_read(ctxt, VCPU_REGS_RAX); |
2416 | tss->cx = reg_read(ctxt, VCPU_REGS_RCX); | |
2417 | tss->dx = reg_read(ctxt, VCPU_REGS_RDX); | |
2418 | tss->bx = reg_read(ctxt, VCPU_REGS_RBX); | |
2419 | tss->sp = reg_read(ctxt, VCPU_REGS_RSP); | |
2420 | tss->bp = reg_read(ctxt, VCPU_REGS_RBP); | |
2421 | tss->si = reg_read(ctxt, VCPU_REGS_RSI); | |
2422 | tss->di = reg_read(ctxt, VCPU_REGS_RDI); | |
38ba30ba | 2423 | |
1aa36616 AK |
2424 | tss->es = get_segment_selector(ctxt, VCPU_SREG_ES); |
2425 | tss->cs = get_segment_selector(ctxt, VCPU_SREG_CS); | |
2426 | tss->ss = get_segment_selector(ctxt, VCPU_SREG_SS); | |
2427 | tss->ds = get_segment_selector(ctxt, VCPU_SREG_DS); | |
2428 | tss->ldt = get_segment_selector(ctxt, VCPU_SREG_LDTR); | |
38ba30ba GN |
2429 | } |
2430 | ||
2431 | static int load_state_from_tss16(struct x86_emulate_ctxt *ctxt, | |
38ba30ba GN |
2432 | struct tss_segment_16 *tss) |
2433 | { | |
38ba30ba | 2434 | int ret; |
2356aaeb | 2435 | u8 cpl; |
38ba30ba | 2436 | |
9dac77fa | 2437 | ctxt->_eip = tss->ip; |
38ba30ba | 2438 | ctxt->eflags = tss->flag | 2; |
dd856efa AK |
2439 | *reg_write(ctxt, VCPU_REGS_RAX) = tss->ax; |
2440 | *reg_write(ctxt, VCPU_REGS_RCX) = tss->cx; | |
2441 | *reg_write(ctxt, VCPU_REGS_RDX) = tss->dx; | |
2442 | *reg_write(ctxt, VCPU_REGS_RBX) = tss->bx; | |
2443 | *reg_write(ctxt, VCPU_REGS_RSP) = tss->sp; | |
2444 | *reg_write(ctxt, VCPU_REGS_RBP) = tss->bp; | |
2445 | *reg_write(ctxt, VCPU_REGS_RSI) = tss->si; | |
2446 | *reg_write(ctxt, VCPU_REGS_RDI) = tss->di; | |
38ba30ba GN |
2447 | |
2448 | /* | |
2449 | * SDM says that segment selectors are loaded before segment | |
2450 | * descriptors | |
2451 | */ | |
1aa36616 AK |
2452 | set_segment_selector(ctxt, tss->ldt, VCPU_SREG_LDTR); |
2453 | set_segment_selector(ctxt, tss->es, VCPU_SREG_ES); | |
2454 | set_segment_selector(ctxt, tss->cs, VCPU_SREG_CS); | |
2455 | set_segment_selector(ctxt, tss->ss, VCPU_SREG_SS); | |
2456 | set_segment_selector(ctxt, tss->ds, VCPU_SREG_DS); | |
38ba30ba | 2457 | |
2356aaeb PB |
2458 | cpl = tss->cs & 3; |
2459 | ||
38ba30ba | 2460 | /* |
fc058680 | 2461 | * Now load segment descriptors. If fault happens at this stage |
38ba30ba GN |
2462 | * it is handled in a context of new task |
2463 | */ | |
5045b468 | 2464 | ret = __load_segment_descriptor(ctxt, tss->ldt, VCPU_SREG_LDTR, cpl, true); |
38ba30ba GN |
2465 | if (ret != X86EMUL_CONTINUE) |
2466 | return ret; | |
5045b468 | 2467 | ret = __load_segment_descriptor(ctxt, tss->es, VCPU_SREG_ES, cpl, true); |
38ba30ba GN |
2468 | if (ret != X86EMUL_CONTINUE) |
2469 | return ret; | |
5045b468 | 2470 | ret = __load_segment_descriptor(ctxt, tss->cs, VCPU_SREG_CS, cpl, true); |
38ba30ba GN |
2471 | if (ret != X86EMUL_CONTINUE) |
2472 | return ret; | |
5045b468 | 2473 | ret = __load_segment_descriptor(ctxt, tss->ss, VCPU_SREG_SS, cpl, true); |
38ba30ba GN |
2474 | if (ret != X86EMUL_CONTINUE) |
2475 | return ret; | |
5045b468 | 2476 | ret = __load_segment_descriptor(ctxt, tss->ds, VCPU_SREG_DS, cpl, true); |
38ba30ba GN |
2477 | if (ret != X86EMUL_CONTINUE) |
2478 | return ret; | |
2479 | ||
2480 | return X86EMUL_CONTINUE; | |
2481 | } | |
2482 | ||
2483 | static int task_switch_16(struct x86_emulate_ctxt *ctxt, | |
38ba30ba GN |
2484 | u16 tss_selector, u16 old_tss_sel, |
2485 | ulong old_tss_base, struct desc_struct *new_desc) | |
2486 | { | |
0225fb50 | 2487 | const struct x86_emulate_ops *ops = ctxt->ops; |
38ba30ba GN |
2488 | struct tss_segment_16 tss_seg; |
2489 | int ret; | |
bcc55cba | 2490 | u32 new_tss_base = get_desc_base(new_desc); |
38ba30ba | 2491 | |
0f65dd70 | 2492 | ret = ops->read_std(ctxt, old_tss_base, &tss_seg, sizeof tss_seg, |
bcc55cba | 2493 | &ctxt->exception); |
db297e3d | 2494 | if (ret != X86EMUL_CONTINUE) |
38ba30ba | 2495 | /* FIXME: need to provide precise fault address */ |
38ba30ba | 2496 | return ret; |
38ba30ba | 2497 | |
7b105ca2 | 2498 | save_state_to_tss16(ctxt, &tss_seg); |
38ba30ba | 2499 | |
0f65dd70 | 2500 | ret = ops->write_std(ctxt, old_tss_base, &tss_seg, sizeof tss_seg, |
bcc55cba | 2501 | &ctxt->exception); |
db297e3d | 2502 | if (ret != X86EMUL_CONTINUE) |
38ba30ba | 2503 | /* FIXME: need to provide precise fault address */ |
38ba30ba | 2504 | return ret; |
38ba30ba | 2505 | |
0f65dd70 | 2506 | ret = ops->read_std(ctxt, new_tss_base, &tss_seg, sizeof tss_seg, |
bcc55cba | 2507 | &ctxt->exception); |
db297e3d | 2508 | if (ret != X86EMUL_CONTINUE) |
38ba30ba | 2509 | /* FIXME: need to provide precise fault address */ |
38ba30ba | 2510 | return ret; |
38ba30ba GN |
2511 | |
2512 | if (old_tss_sel != 0xffff) { | |
2513 | tss_seg.prev_task_link = old_tss_sel; | |
2514 | ||
0f65dd70 | 2515 | ret = ops->write_std(ctxt, new_tss_base, |
38ba30ba GN |
2516 | &tss_seg.prev_task_link, |
2517 | sizeof tss_seg.prev_task_link, | |
0f65dd70 | 2518 | &ctxt->exception); |
db297e3d | 2519 | if (ret != X86EMUL_CONTINUE) |
38ba30ba | 2520 | /* FIXME: need to provide precise fault address */ |
38ba30ba | 2521 | return ret; |
38ba30ba GN |
2522 | } |
2523 | ||
7b105ca2 | 2524 | return load_state_from_tss16(ctxt, &tss_seg); |
38ba30ba GN |
2525 | } |
2526 | ||
2527 | static void save_state_to_tss32(struct x86_emulate_ctxt *ctxt, | |
38ba30ba GN |
2528 | struct tss_segment_32 *tss) |
2529 | { | |
5c7411e2 | 2530 | /* CR3 and ldt selector are not saved intentionally */ |
9dac77fa | 2531 | tss->eip = ctxt->_eip; |
38ba30ba | 2532 | tss->eflags = ctxt->eflags; |
dd856efa AK |
2533 | tss->eax = reg_read(ctxt, VCPU_REGS_RAX); |
2534 | tss->ecx = reg_read(ctxt, VCPU_REGS_RCX); | |
2535 | tss->edx = reg_read(ctxt, VCPU_REGS_RDX); | |
2536 | tss->ebx = reg_read(ctxt, VCPU_REGS_RBX); | |
2537 | tss->esp = reg_read(ctxt, VCPU_REGS_RSP); | |
2538 | tss->ebp = reg_read(ctxt, VCPU_REGS_RBP); | |
2539 | tss->esi = reg_read(ctxt, VCPU_REGS_RSI); | |
2540 | tss->edi = reg_read(ctxt, VCPU_REGS_RDI); | |
38ba30ba | 2541 | |
1aa36616 AK |
2542 | tss->es = get_segment_selector(ctxt, VCPU_SREG_ES); |
2543 | tss->cs = get_segment_selector(ctxt, VCPU_SREG_CS); | |
2544 | tss->ss = get_segment_selector(ctxt, VCPU_SREG_SS); | |
2545 | tss->ds = get_segment_selector(ctxt, VCPU_SREG_DS); | |
2546 | tss->fs = get_segment_selector(ctxt, VCPU_SREG_FS); | |
2547 | tss->gs = get_segment_selector(ctxt, VCPU_SREG_GS); | |
38ba30ba GN |
2548 | } |
2549 | ||
2550 | static int load_state_from_tss32(struct x86_emulate_ctxt *ctxt, | |
38ba30ba GN |
2551 | struct tss_segment_32 *tss) |
2552 | { | |
38ba30ba | 2553 | int ret; |
2356aaeb | 2554 | u8 cpl; |
38ba30ba | 2555 | |
7b105ca2 | 2556 | if (ctxt->ops->set_cr(ctxt, 3, tss->cr3)) |
35d3d4a1 | 2557 | return emulate_gp(ctxt, 0); |
9dac77fa | 2558 | ctxt->_eip = tss->eip; |
38ba30ba | 2559 | ctxt->eflags = tss->eflags | 2; |
4cee4798 KW |
2560 | |
2561 | /* General purpose registers */ | |
dd856efa AK |
2562 | *reg_write(ctxt, VCPU_REGS_RAX) = tss->eax; |
2563 | *reg_write(ctxt, VCPU_REGS_RCX) = tss->ecx; | |
2564 | *reg_write(ctxt, VCPU_REGS_RDX) = tss->edx; | |
2565 | *reg_write(ctxt, VCPU_REGS_RBX) = tss->ebx; | |
2566 | *reg_write(ctxt, VCPU_REGS_RSP) = tss->esp; | |
2567 | *reg_write(ctxt, VCPU_REGS_RBP) = tss->ebp; | |
2568 | *reg_write(ctxt, VCPU_REGS_RSI) = tss->esi; | |
2569 | *reg_write(ctxt, VCPU_REGS_RDI) = tss->edi; | |
38ba30ba GN |
2570 | |
2571 | /* | |
2572 | * SDM says that segment selectors are loaded before segment | |
2356aaeb PB |
2573 | * descriptors. This is important because CPL checks will |
2574 | * use CS.RPL. | |
38ba30ba | 2575 | */ |
1aa36616 AK |
2576 | set_segment_selector(ctxt, tss->ldt_selector, VCPU_SREG_LDTR); |
2577 | set_segment_selector(ctxt, tss->es, VCPU_SREG_ES); | |
2578 | set_segment_selector(ctxt, tss->cs, VCPU_SREG_CS); | |
2579 | set_segment_selector(ctxt, tss->ss, VCPU_SREG_SS); | |
2580 | set_segment_selector(ctxt, tss->ds, VCPU_SREG_DS); | |
2581 | set_segment_selector(ctxt, tss->fs, VCPU_SREG_FS); | |
2582 | set_segment_selector(ctxt, tss->gs, VCPU_SREG_GS); | |
38ba30ba | 2583 | |
4cee4798 KW |
2584 | /* |
2585 | * If we're switching between Protected Mode and VM86, we need to make | |
2586 | * sure to update the mode before loading the segment descriptors so | |
2587 | * that the selectors are interpreted correctly. | |
4cee4798 | 2588 | */ |
2356aaeb | 2589 | if (ctxt->eflags & X86_EFLAGS_VM) { |
4cee4798 | 2590 | ctxt->mode = X86EMUL_MODE_VM86; |
2356aaeb PB |
2591 | cpl = 3; |
2592 | } else { | |
4cee4798 | 2593 | ctxt->mode = X86EMUL_MODE_PROT32; |
2356aaeb PB |
2594 | cpl = tss->cs & 3; |
2595 | } | |
4cee4798 | 2596 | |
38ba30ba GN |
2597 | /* |
2598 | * Now load segment descriptors. If fault happenes at this stage | |
2599 | * it is handled in a context of new task | |
2600 | */ | |
5045b468 | 2601 | ret = __load_segment_descriptor(ctxt, tss->ldt_selector, VCPU_SREG_LDTR, cpl, true); |
38ba30ba GN |
2602 | if (ret != X86EMUL_CONTINUE) |
2603 | return ret; | |
5045b468 | 2604 | ret = __load_segment_descriptor(ctxt, tss->es, VCPU_SREG_ES, cpl, true); |
38ba30ba GN |
2605 | if (ret != X86EMUL_CONTINUE) |
2606 | return ret; | |
5045b468 | 2607 | ret = __load_segment_descriptor(ctxt, tss->cs, VCPU_SREG_CS, cpl, true); |
38ba30ba GN |
2608 | if (ret != X86EMUL_CONTINUE) |
2609 | return ret; | |
5045b468 | 2610 | ret = __load_segment_descriptor(ctxt, tss->ss, VCPU_SREG_SS, cpl, true); |
38ba30ba GN |
2611 | if (ret != X86EMUL_CONTINUE) |
2612 | return ret; | |
5045b468 | 2613 | ret = __load_segment_descriptor(ctxt, tss->ds, VCPU_SREG_DS, cpl, true); |
38ba30ba GN |
2614 | if (ret != X86EMUL_CONTINUE) |
2615 | return ret; | |
5045b468 | 2616 | ret = __load_segment_descriptor(ctxt, tss->fs, VCPU_SREG_FS, cpl, true); |
38ba30ba GN |
2617 | if (ret != X86EMUL_CONTINUE) |
2618 | return ret; | |
5045b468 | 2619 | ret = __load_segment_descriptor(ctxt, tss->gs, VCPU_SREG_GS, cpl, true); |
38ba30ba GN |
2620 | if (ret != X86EMUL_CONTINUE) |
2621 | return ret; | |
2622 | ||
2623 | return X86EMUL_CONTINUE; | |
2624 | } | |
2625 | ||
2626 | static int task_switch_32(struct x86_emulate_ctxt *ctxt, | |
38ba30ba GN |
2627 | u16 tss_selector, u16 old_tss_sel, |
2628 | ulong old_tss_base, struct desc_struct *new_desc) | |
2629 | { | |
0225fb50 | 2630 | const struct x86_emulate_ops *ops = ctxt->ops; |
38ba30ba GN |
2631 | struct tss_segment_32 tss_seg; |
2632 | int ret; | |
bcc55cba | 2633 | u32 new_tss_base = get_desc_base(new_desc); |
5c7411e2 NA |
2634 | u32 eip_offset = offsetof(struct tss_segment_32, eip); |
2635 | u32 ldt_sel_offset = offsetof(struct tss_segment_32, ldt_selector); | |
38ba30ba | 2636 | |
0f65dd70 | 2637 | ret = ops->read_std(ctxt, old_tss_base, &tss_seg, sizeof tss_seg, |
bcc55cba | 2638 | &ctxt->exception); |
db297e3d | 2639 | if (ret != X86EMUL_CONTINUE) |
38ba30ba | 2640 | /* FIXME: need to provide precise fault address */ |
38ba30ba | 2641 | return ret; |
38ba30ba | 2642 | |
7b105ca2 | 2643 | save_state_to_tss32(ctxt, &tss_seg); |
38ba30ba | 2644 | |
5c7411e2 NA |
2645 | /* Only GP registers and segment selectors are saved */ |
2646 | ret = ops->write_std(ctxt, old_tss_base + eip_offset, &tss_seg.eip, | |
2647 | ldt_sel_offset - eip_offset, &ctxt->exception); | |
db297e3d | 2648 | if (ret != X86EMUL_CONTINUE) |
38ba30ba | 2649 | /* FIXME: need to provide precise fault address */ |
38ba30ba | 2650 | return ret; |
38ba30ba | 2651 | |
0f65dd70 | 2652 | ret = ops->read_std(ctxt, new_tss_base, &tss_seg, sizeof tss_seg, |
bcc55cba | 2653 | &ctxt->exception); |
db297e3d | 2654 | if (ret != X86EMUL_CONTINUE) |
38ba30ba | 2655 | /* FIXME: need to provide precise fault address */ |
38ba30ba | 2656 | return ret; |
38ba30ba GN |
2657 | |
2658 | if (old_tss_sel != 0xffff) { | |
2659 | tss_seg.prev_task_link = old_tss_sel; | |
2660 | ||
0f65dd70 | 2661 | ret = ops->write_std(ctxt, new_tss_base, |
38ba30ba GN |
2662 | &tss_seg.prev_task_link, |
2663 | sizeof tss_seg.prev_task_link, | |
0f65dd70 | 2664 | &ctxt->exception); |
db297e3d | 2665 | if (ret != X86EMUL_CONTINUE) |
38ba30ba | 2666 | /* FIXME: need to provide precise fault address */ |
38ba30ba | 2667 | return ret; |
38ba30ba GN |
2668 | } |
2669 | ||
7b105ca2 | 2670 | return load_state_from_tss32(ctxt, &tss_seg); |
38ba30ba GN |
2671 | } |
2672 | ||
2673 | static int emulator_do_task_switch(struct x86_emulate_ctxt *ctxt, | |
7f3d35fd | 2674 | u16 tss_selector, int idt_index, int reason, |
e269fb21 | 2675 | bool has_error_code, u32 error_code) |
38ba30ba | 2676 | { |
0225fb50 | 2677 | const struct x86_emulate_ops *ops = ctxt->ops; |
38ba30ba GN |
2678 | struct desc_struct curr_tss_desc, next_tss_desc; |
2679 | int ret; | |
1aa36616 | 2680 | u16 old_tss_sel = get_segment_selector(ctxt, VCPU_SREG_TR); |
38ba30ba | 2681 | ulong old_tss_base = |
4bff1e86 | 2682 | ops->get_cached_segment_base(ctxt, VCPU_SREG_TR); |
ceffb459 | 2683 | u32 desc_limit; |
e919464b | 2684 | ulong desc_addr; |
38ba30ba GN |
2685 | |
2686 | /* FIXME: old_tss_base == ~0 ? */ | |
2687 | ||
e919464b | 2688 | ret = read_segment_descriptor(ctxt, tss_selector, &next_tss_desc, &desc_addr); |
38ba30ba GN |
2689 | if (ret != X86EMUL_CONTINUE) |
2690 | return ret; | |
e919464b | 2691 | ret = read_segment_descriptor(ctxt, old_tss_sel, &curr_tss_desc, &desc_addr); |
38ba30ba GN |
2692 | if (ret != X86EMUL_CONTINUE) |
2693 | return ret; | |
2694 | ||
2695 | /* FIXME: check that next_tss_desc is tss */ | |
2696 | ||
7f3d35fd KW |
2697 | /* |
2698 | * Check privileges. The three cases are task switch caused by... | |
2699 | * | |
2700 | * 1. jmp/call/int to task gate: Check against DPL of the task gate | |
2701 | * 2. Exception/IRQ/iret: No check is performed | |
fc058680 | 2702 | * 3. jmp/call to TSS: Check against DPL of the TSS |
7f3d35fd KW |
2703 | */ |
2704 | if (reason == TASK_SWITCH_GATE) { | |
2705 | if (idt_index != -1) { | |
2706 | /* Software interrupts */ | |
2707 | struct desc_struct task_gate_desc; | |
2708 | int dpl; | |
2709 | ||
2710 | ret = read_interrupt_descriptor(ctxt, idt_index, | |
2711 | &task_gate_desc); | |
2712 | if (ret != X86EMUL_CONTINUE) | |
2713 | return ret; | |
2714 | ||
2715 | dpl = task_gate_desc.dpl; | |
2716 | if ((tss_selector & 3) > dpl || ops->cpl(ctxt) > dpl) | |
2717 | return emulate_gp(ctxt, (idt_index << 3) | 0x2); | |
2718 | } | |
2719 | } else if (reason != TASK_SWITCH_IRET) { | |
2720 | int dpl = next_tss_desc.dpl; | |
2721 | if ((tss_selector & 3) > dpl || ops->cpl(ctxt) > dpl) | |
2722 | return emulate_gp(ctxt, tss_selector); | |
38ba30ba GN |
2723 | } |
2724 | ||
7f3d35fd | 2725 | |
ceffb459 GN |
2726 | desc_limit = desc_limit_scaled(&next_tss_desc); |
2727 | if (!next_tss_desc.p || | |
2728 | ((desc_limit < 0x67 && (next_tss_desc.type & 8)) || | |
2729 | desc_limit < 0x2b)) { | |
54b8486f | 2730 | emulate_ts(ctxt, tss_selector & 0xfffc); |
38ba30ba GN |
2731 | return X86EMUL_PROPAGATE_FAULT; |
2732 | } | |
2733 | ||
2734 | if (reason == TASK_SWITCH_IRET || reason == TASK_SWITCH_JMP) { | |
2735 | curr_tss_desc.type &= ~(1 << 1); /* clear busy flag */ | |
7b105ca2 | 2736 | write_segment_descriptor(ctxt, old_tss_sel, &curr_tss_desc); |
38ba30ba GN |
2737 | } |
2738 | ||
2739 | if (reason == TASK_SWITCH_IRET) | |
2740 | ctxt->eflags = ctxt->eflags & ~X86_EFLAGS_NT; | |
2741 | ||
2742 | /* set back link to prev task only if NT bit is set in eflags | |
fc058680 | 2743 | note that old_tss_sel is not used after this point */ |
38ba30ba GN |
2744 | if (reason != TASK_SWITCH_CALL && reason != TASK_SWITCH_GATE) |
2745 | old_tss_sel = 0xffff; | |
2746 | ||
2747 | if (next_tss_desc.type & 8) | |
7b105ca2 | 2748 | ret = task_switch_32(ctxt, tss_selector, old_tss_sel, |
38ba30ba GN |
2749 | old_tss_base, &next_tss_desc); |
2750 | else | |
7b105ca2 | 2751 | ret = task_switch_16(ctxt, tss_selector, old_tss_sel, |
38ba30ba | 2752 | old_tss_base, &next_tss_desc); |
0760d448 JK |
2753 | if (ret != X86EMUL_CONTINUE) |
2754 | return ret; | |
38ba30ba GN |
2755 | |
2756 | if (reason == TASK_SWITCH_CALL || reason == TASK_SWITCH_GATE) | |
2757 | ctxt->eflags = ctxt->eflags | X86_EFLAGS_NT; | |
2758 | ||
2759 | if (reason != TASK_SWITCH_IRET) { | |
2760 | next_tss_desc.type |= (1 << 1); /* set busy flag */ | |
7b105ca2 | 2761 | write_segment_descriptor(ctxt, tss_selector, &next_tss_desc); |
38ba30ba GN |
2762 | } |
2763 | ||
717746e3 | 2764 | ops->set_cr(ctxt, 0, ops->get_cr(ctxt, 0) | X86_CR0_TS); |
1aa36616 | 2765 | ops->set_segment(ctxt, tss_selector, &next_tss_desc, 0, VCPU_SREG_TR); |
38ba30ba | 2766 | |
e269fb21 | 2767 | if (has_error_code) { |
9dac77fa AK |
2768 | ctxt->op_bytes = ctxt->ad_bytes = (next_tss_desc.type & 8) ? 4 : 2; |
2769 | ctxt->lock_prefix = 0; | |
2770 | ctxt->src.val = (unsigned long) error_code; | |
4487b3b4 | 2771 | ret = em_push(ctxt); |
e269fb21 JK |
2772 | } |
2773 | ||
38ba30ba GN |
2774 | return ret; |
2775 | } | |
2776 | ||
2777 | int emulator_task_switch(struct x86_emulate_ctxt *ctxt, | |
7f3d35fd | 2778 | u16 tss_selector, int idt_index, int reason, |
e269fb21 | 2779 | bool has_error_code, u32 error_code) |
38ba30ba | 2780 | { |
38ba30ba GN |
2781 | int rc; |
2782 | ||
dd856efa | 2783 | invalidate_registers(ctxt); |
9dac77fa AK |
2784 | ctxt->_eip = ctxt->eip; |
2785 | ctxt->dst.type = OP_NONE; | |
38ba30ba | 2786 | |
7f3d35fd | 2787 | rc = emulator_do_task_switch(ctxt, tss_selector, idt_index, reason, |
e269fb21 | 2788 | has_error_code, error_code); |
38ba30ba | 2789 | |
dd856efa | 2790 | if (rc == X86EMUL_CONTINUE) { |
9dac77fa | 2791 | ctxt->eip = ctxt->_eip; |
dd856efa AK |
2792 | writeback_registers(ctxt); |
2793 | } | |
38ba30ba | 2794 | |
a0c0ab2f | 2795 | return (rc == X86EMUL_UNHANDLEABLE) ? EMULATION_FAILED : EMULATION_OK; |
38ba30ba GN |
2796 | } |
2797 | ||
f3bd64c6 GN |
2798 | static void string_addr_inc(struct x86_emulate_ctxt *ctxt, int reg, |
2799 | struct operand *op) | |
a682e354 | 2800 | { |
b3356bf0 | 2801 | int df = (ctxt->eflags & EFLG_DF) ? -op->count : op->count; |
a682e354 | 2802 | |
dd856efa AK |
2803 | register_address_increment(ctxt, reg_rmw(ctxt, reg), df * op->bytes); |
2804 | op->addr.mem.ea = register_address(ctxt, reg_read(ctxt, reg)); | |
a682e354 GN |
2805 | } |
2806 | ||
7af04fc0 AK |
2807 | static int em_das(struct x86_emulate_ctxt *ctxt) |
2808 | { | |
7af04fc0 AK |
2809 | u8 al, old_al; |
2810 | bool af, cf, old_cf; | |
2811 | ||
2812 | cf = ctxt->eflags & X86_EFLAGS_CF; | |
9dac77fa | 2813 | al = ctxt->dst.val; |
7af04fc0 AK |
2814 | |
2815 | old_al = al; | |
2816 | old_cf = cf; | |
2817 | cf = false; | |
2818 | af = ctxt->eflags & X86_EFLAGS_AF; | |
2819 | if ((al & 0x0f) > 9 || af) { | |
2820 | al -= 6; | |
2821 | cf = old_cf | (al >= 250); | |
2822 | af = true; | |
2823 | } else { | |
2824 | af = false; | |
2825 | } | |
2826 | if (old_al > 0x99 || old_cf) { | |
2827 | al -= 0x60; | |
2828 | cf = true; | |
2829 | } | |
2830 | ||
9dac77fa | 2831 | ctxt->dst.val = al; |
7af04fc0 | 2832 | /* Set PF, ZF, SF */ |
9dac77fa AK |
2833 | ctxt->src.type = OP_IMM; |
2834 | ctxt->src.val = 0; | |
2835 | ctxt->src.bytes = 1; | |
158de57f | 2836 | fastop(ctxt, em_or); |
7af04fc0 AK |
2837 | ctxt->eflags &= ~(X86_EFLAGS_AF | X86_EFLAGS_CF); |
2838 | if (cf) | |
2839 | ctxt->eflags |= X86_EFLAGS_CF; | |
2840 | if (af) | |
2841 | ctxt->eflags |= X86_EFLAGS_AF; | |
2842 | return X86EMUL_CONTINUE; | |
2843 | } | |
2844 | ||
a035d5c6 PB |
2845 | static int em_aam(struct x86_emulate_ctxt *ctxt) |
2846 | { | |
2847 | u8 al, ah; | |
2848 | ||
2849 | if (ctxt->src.val == 0) | |
2850 | return emulate_de(ctxt); | |
2851 | ||
2852 | al = ctxt->dst.val & 0xff; | |
2853 | ah = al / ctxt->src.val; | |
2854 | al %= ctxt->src.val; | |
2855 | ||
2856 | ctxt->dst.val = (ctxt->dst.val & 0xffff0000) | al | (ah << 8); | |
2857 | ||
2858 | /* Set PF, ZF, SF */ | |
2859 | ctxt->src.type = OP_IMM; | |
2860 | ctxt->src.val = 0; | |
2861 | ctxt->src.bytes = 1; | |
2862 | fastop(ctxt, em_or); | |
2863 | ||
2864 | return X86EMUL_CONTINUE; | |
2865 | } | |
2866 | ||
7f662273 GN |
2867 | static int em_aad(struct x86_emulate_ctxt *ctxt) |
2868 | { | |
2869 | u8 al = ctxt->dst.val & 0xff; | |
2870 | u8 ah = (ctxt->dst.val >> 8) & 0xff; | |
2871 | ||
2872 | al = (al + (ah * ctxt->src.val)) & 0xff; | |
2873 | ||
2874 | ctxt->dst.val = (ctxt->dst.val & 0xffff0000) | al; | |
2875 | ||
f583c29b GN |
2876 | /* Set PF, ZF, SF */ |
2877 | ctxt->src.type = OP_IMM; | |
2878 | ctxt->src.val = 0; | |
2879 | ctxt->src.bytes = 1; | |
2880 | fastop(ctxt, em_or); | |
7f662273 GN |
2881 | |
2882 | return X86EMUL_CONTINUE; | |
2883 | } | |
2884 | ||
d4ddafcd TY |
2885 | static int em_call(struct x86_emulate_ctxt *ctxt) |
2886 | { | |
2887 | long rel = ctxt->src.val; | |
2888 | ||
2889 | ctxt->src.val = (unsigned long)ctxt->_eip; | |
2890 | jmp_rel(ctxt, rel); | |
2891 | return em_push(ctxt); | |
2892 | } | |
2893 | ||
0ef753b8 AK |
2894 | static int em_call_far(struct x86_emulate_ctxt *ctxt) |
2895 | { | |
0ef753b8 AK |
2896 | u16 sel, old_cs; |
2897 | ulong old_eip; | |
2898 | int rc; | |
2899 | ||
1aa36616 | 2900 | old_cs = get_segment_selector(ctxt, VCPU_SREG_CS); |
9dac77fa | 2901 | old_eip = ctxt->_eip; |
0ef753b8 | 2902 | |
9dac77fa | 2903 | memcpy(&sel, ctxt->src.valptr + ctxt->op_bytes, 2); |
7b105ca2 | 2904 | if (load_segment_descriptor(ctxt, sel, VCPU_SREG_CS)) |
0ef753b8 AK |
2905 | return X86EMUL_CONTINUE; |
2906 | ||
9dac77fa AK |
2907 | ctxt->_eip = 0; |
2908 | memcpy(&ctxt->_eip, ctxt->src.valptr, ctxt->op_bytes); | |
0ef753b8 | 2909 | |
9dac77fa | 2910 | ctxt->src.val = old_cs; |
4487b3b4 | 2911 | rc = em_push(ctxt); |
0ef753b8 AK |
2912 | if (rc != X86EMUL_CONTINUE) |
2913 | return rc; | |
2914 | ||
9dac77fa | 2915 | ctxt->src.val = old_eip; |
4487b3b4 | 2916 | return em_push(ctxt); |
0ef753b8 AK |
2917 | } |
2918 | ||
40ece7c7 AK |
2919 | static int em_ret_near_imm(struct x86_emulate_ctxt *ctxt) |
2920 | { | |
40ece7c7 AK |
2921 | int rc; |
2922 | ||
9dac77fa AK |
2923 | ctxt->dst.type = OP_REG; |
2924 | ctxt->dst.addr.reg = &ctxt->_eip; | |
2925 | ctxt->dst.bytes = ctxt->op_bytes; | |
2926 | rc = emulate_pop(ctxt, &ctxt->dst.val, ctxt->op_bytes); | |
40ece7c7 AK |
2927 | if (rc != X86EMUL_CONTINUE) |
2928 | return rc; | |
5ad105e5 | 2929 | rsp_increment(ctxt, ctxt->src.val); |
40ece7c7 AK |
2930 | return X86EMUL_CONTINUE; |
2931 | } | |
2932 | ||
e4f973ae TY |
2933 | static int em_xchg(struct x86_emulate_ctxt *ctxt) |
2934 | { | |
e4f973ae | 2935 | /* Write back the register source. */ |
9dac77fa AK |
2936 | ctxt->src.val = ctxt->dst.val; |
2937 | write_register_operand(&ctxt->src); | |
e4f973ae TY |
2938 | |
2939 | /* Write back the memory destination with implicit LOCK prefix. */ | |
9dac77fa AK |
2940 | ctxt->dst.val = ctxt->src.orig_val; |
2941 | ctxt->lock_prefix = 1; | |
e4f973ae TY |
2942 | return X86EMUL_CONTINUE; |
2943 | } | |
2944 | ||
5c82aa29 AK |
2945 | static int em_imul_3op(struct x86_emulate_ctxt *ctxt) |
2946 | { | |
9dac77fa | 2947 | ctxt->dst.val = ctxt->src2.val; |
4d758349 | 2948 | return fastop(ctxt, em_imul); |
5c82aa29 AK |
2949 | } |
2950 | ||
61429142 AK |
2951 | static int em_cwd(struct x86_emulate_ctxt *ctxt) |
2952 | { | |
9dac77fa AK |
2953 | ctxt->dst.type = OP_REG; |
2954 | ctxt->dst.bytes = ctxt->src.bytes; | |
dd856efa | 2955 | ctxt->dst.addr.reg = reg_rmw(ctxt, VCPU_REGS_RDX); |
9dac77fa | 2956 | ctxt->dst.val = ~((ctxt->src.val >> (ctxt->src.bytes * 8 - 1)) - 1); |
61429142 AK |
2957 | |
2958 | return X86EMUL_CONTINUE; | |
2959 | } | |
2960 | ||
48bb5d3c AK |
2961 | static int em_rdtsc(struct x86_emulate_ctxt *ctxt) |
2962 | { | |
48bb5d3c AK |
2963 | u64 tsc = 0; |
2964 | ||
717746e3 | 2965 | ctxt->ops->get_msr(ctxt, MSR_IA32_TSC, &tsc); |
dd856efa AK |
2966 | *reg_write(ctxt, VCPU_REGS_RAX) = (u32)tsc; |
2967 | *reg_write(ctxt, VCPU_REGS_RDX) = tsc >> 32; | |
48bb5d3c AK |
2968 | return X86EMUL_CONTINUE; |
2969 | } | |
2970 | ||
222d21aa AK |
2971 | static int em_rdpmc(struct x86_emulate_ctxt *ctxt) |
2972 | { | |
2973 | u64 pmc; | |
2974 | ||
dd856efa | 2975 | if (ctxt->ops->read_pmc(ctxt, reg_read(ctxt, VCPU_REGS_RCX), &pmc)) |
222d21aa | 2976 | return emulate_gp(ctxt, 0); |
dd856efa AK |
2977 | *reg_write(ctxt, VCPU_REGS_RAX) = (u32)pmc; |
2978 | *reg_write(ctxt, VCPU_REGS_RDX) = pmc >> 32; | |
222d21aa AK |
2979 | return X86EMUL_CONTINUE; |
2980 | } | |
2981 | ||
b9eac5f4 AK |
2982 | static int em_mov(struct x86_emulate_ctxt *ctxt) |
2983 | { | |
49597d81 | 2984 | memcpy(ctxt->dst.valptr, ctxt->src.valptr, ctxt->op_bytes); |
b9eac5f4 AK |
2985 | return X86EMUL_CONTINUE; |
2986 | } | |
2987 | ||
84cffe49 BP |
2988 | #define FFL(x) bit(X86_FEATURE_##x) |
2989 | ||
2990 | static int em_movbe(struct x86_emulate_ctxt *ctxt) | |
2991 | { | |
2992 | u32 ebx, ecx, edx, eax = 1; | |
2993 | u16 tmp; | |
2994 | ||
2995 | /* | |
2996 | * Check MOVBE is set in the guest-visible CPUID leaf. | |
2997 | */ | |
2998 | ctxt->ops->get_cpuid(ctxt, &eax, &ebx, &ecx, &edx); | |
2999 | if (!(ecx & FFL(MOVBE))) | |
3000 | return emulate_ud(ctxt); | |
3001 | ||
3002 | switch (ctxt->op_bytes) { | |
3003 | case 2: | |
3004 | /* | |
3005 | * From MOVBE definition: "...When the operand size is 16 bits, | |
3006 | * the upper word of the destination register remains unchanged | |
3007 | * ..." | |
3008 | * | |
3009 | * Both casting ->valptr and ->val to u16 breaks strict aliasing | |
3010 | * rules so we have to do the operation almost per hand. | |
3011 | */ | |
3012 | tmp = (u16)ctxt->src.val; | |
3013 | ctxt->dst.val &= ~0xffffUL; | |
3014 | ctxt->dst.val |= (unsigned long)swab16(tmp); | |
3015 | break; | |
3016 | case 4: | |
3017 | ctxt->dst.val = swab32((u32)ctxt->src.val); | |
3018 | break; | |
3019 | case 8: | |
3020 | ctxt->dst.val = swab64(ctxt->src.val); | |
3021 | break; | |
3022 | default: | |
3023 | return X86EMUL_PROPAGATE_FAULT; | |
3024 | } | |
3025 | return X86EMUL_CONTINUE; | |
3026 | } | |
3027 | ||
bc00f8d2 TY |
3028 | static int em_cr_write(struct x86_emulate_ctxt *ctxt) |
3029 | { | |
3030 | if (ctxt->ops->set_cr(ctxt, ctxt->modrm_reg, ctxt->src.val)) | |
3031 | return emulate_gp(ctxt, 0); | |
3032 | ||
3033 | /* Disable writeback. */ | |
3034 | ctxt->dst.type = OP_NONE; | |
3035 | return X86EMUL_CONTINUE; | |
3036 | } | |
3037 | ||
3038 | static int em_dr_write(struct x86_emulate_ctxt *ctxt) | |
3039 | { | |
3040 | unsigned long val; | |
3041 | ||
3042 | if (ctxt->mode == X86EMUL_MODE_PROT64) | |
3043 | val = ctxt->src.val & ~0ULL; | |
3044 | else | |
3045 | val = ctxt->src.val & ~0U; | |
3046 | ||
3047 | /* #UD condition is already handled. */ | |
3048 | if (ctxt->ops->set_dr(ctxt, ctxt->modrm_reg, val) < 0) | |
3049 | return emulate_gp(ctxt, 0); | |
3050 | ||
3051 | /* Disable writeback. */ | |
3052 | ctxt->dst.type = OP_NONE; | |
3053 | return X86EMUL_CONTINUE; | |
3054 | } | |
3055 | ||
e1e210b0 TY |
3056 | static int em_wrmsr(struct x86_emulate_ctxt *ctxt) |
3057 | { | |
3058 | u64 msr_data; | |
3059 | ||
dd856efa AK |
3060 | msr_data = (u32)reg_read(ctxt, VCPU_REGS_RAX) |
3061 | | ((u64)reg_read(ctxt, VCPU_REGS_RDX) << 32); | |
3062 | if (ctxt->ops->set_msr(ctxt, reg_read(ctxt, VCPU_REGS_RCX), msr_data)) | |
e1e210b0 TY |
3063 | return emulate_gp(ctxt, 0); |
3064 | ||
3065 | return X86EMUL_CONTINUE; | |
3066 | } | |
3067 | ||
3068 | static int em_rdmsr(struct x86_emulate_ctxt *ctxt) | |
3069 | { | |
3070 | u64 msr_data; | |
3071 | ||
dd856efa | 3072 | if (ctxt->ops->get_msr(ctxt, reg_read(ctxt, VCPU_REGS_RCX), &msr_data)) |
e1e210b0 TY |
3073 | return emulate_gp(ctxt, 0); |
3074 | ||
dd856efa AK |
3075 | *reg_write(ctxt, VCPU_REGS_RAX) = (u32)msr_data; |
3076 | *reg_write(ctxt, VCPU_REGS_RDX) = msr_data >> 32; | |
e1e210b0 TY |
3077 | return X86EMUL_CONTINUE; |
3078 | } | |
3079 | ||
1bd5f469 TY |
3080 | static int em_mov_rm_sreg(struct x86_emulate_ctxt *ctxt) |
3081 | { | |
9dac77fa | 3082 | if (ctxt->modrm_reg > VCPU_SREG_GS) |
1bd5f469 TY |
3083 | return emulate_ud(ctxt); |
3084 | ||
9dac77fa | 3085 | ctxt->dst.val = get_segment_selector(ctxt, ctxt->modrm_reg); |
1bd5f469 TY |
3086 | return X86EMUL_CONTINUE; |
3087 | } | |
3088 | ||
3089 | static int em_mov_sreg_rm(struct x86_emulate_ctxt *ctxt) | |
3090 | { | |
9dac77fa | 3091 | u16 sel = ctxt->src.val; |
1bd5f469 | 3092 | |
9dac77fa | 3093 | if (ctxt->modrm_reg == VCPU_SREG_CS || ctxt->modrm_reg > VCPU_SREG_GS) |
1bd5f469 TY |
3094 | return emulate_ud(ctxt); |
3095 | ||
9dac77fa | 3096 | if (ctxt->modrm_reg == VCPU_SREG_SS) |
1bd5f469 TY |
3097 | ctxt->interruptibility = KVM_X86_SHADOW_INT_MOV_SS; |
3098 | ||
3099 | /* Disable writeback. */ | |
9dac77fa AK |
3100 | ctxt->dst.type = OP_NONE; |
3101 | return load_segment_descriptor(ctxt, sel, ctxt->modrm_reg); | |
1bd5f469 TY |
3102 | } |
3103 | ||
a14e579f AK |
3104 | static int em_lldt(struct x86_emulate_ctxt *ctxt) |
3105 | { | |
3106 | u16 sel = ctxt->src.val; | |
3107 | ||
3108 | /* Disable writeback. */ | |
3109 | ctxt->dst.type = OP_NONE; | |
3110 | return load_segment_descriptor(ctxt, sel, VCPU_SREG_LDTR); | |
3111 | } | |
3112 | ||
80890006 AK |
3113 | static int em_ltr(struct x86_emulate_ctxt *ctxt) |
3114 | { | |
3115 | u16 sel = ctxt->src.val; | |
3116 | ||
3117 | /* Disable writeback. */ | |
3118 | ctxt->dst.type = OP_NONE; | |
3119 | return load_segment_descriptor(ctxt, sel, VCPU_SREG_TR); | |
3120 | } | |
3121 | ||
38503911 AK |
3122 | static int em_invlpg(struct x86_emulate_ctxt *ctxt) |
3123 | { | |
9fa088f4 AK |
3124 | int rc; |
3125 | ulong linear; | |
3126 | ||
9dac77fa | 3127 | rc = linearize(ctxt, ctxt->src.addr.mem, 1, false, &linear); |
9fa088f4 | 3128 | if (rc == X86EMUL_CONTINUE) |
3cb16fe7 | 3129 | ctxt->ops->invlpg(ctxt, linear); |
38503911 | 3130 | /* Disable writeback. */ |
9dac77fa | 3131 | ctxt->dst.type = OP_NONE; |
38503911 AK |
3132 | return X86EMUL_CONTINUE; |
3133 | } | |
3134 | ||
2d04a05b AK |
3135 | static int em_clts(struct x86_emulate_ctxt *ctxt) |
3136 | { | |
3137 | ulong cr0; | |
3138 | ||
3139 | cr0 = ctxt->ops->get_cr(ctxt, 0); | |
3140 | cr0 &= ~X86_CR0_TS; | |
3141 | ctxt->ops->set_cr(ctxt, 0, cr0); | |
3142 | return X86EMUL_CONTINUE; | |
3143 | } | |
3144 | ||
26d05cc7 AK |
3145 | static int em_vmcall(struct x86_emulate_ctxt *ctxt) |
3146 | { | |
26d05cc7 AK |
3147 | int rc; |
3148 | ||
9dac77fa | 3149 | if (ctxt->modrm_mod != 3 || ctxt->modrm_rm != 1) |
26d05cc7 AK |
3150 | return X86EMUL_UNHANDLEABLE; |
3151 | ||
3152 | rc = ctxt->ops->fix_hypercall(ctxt); | |
3153 | if (rc != X86EMUL_CONTINUE) | |
3154 | return rc; | |
3155 | ||
3156 | /* Let the processor re-execute the fixed hypercall */ | |
9dac77fa | 3157 | ctxt->_eip = ctxt->eip; |
26d05cc7 | 3158 | /* Disable writeback. */ |
9dac77fa | 3159 | ctxt->dst.type = OP_NONE; |
26d05cc7 AK |
3160 | return X86EMUL_CONTINUE; |
3161 | } | |
3162 | ||
96051572 AK |
3163 | static int emulate_store_desc_ptr(struct x86_emulate_ctxt *ctxt, |
3164 | void (*get)(struct x86_emulate_ctxt *ctxt, | |
3165 | struct desc_ptr *ptr)) | |
3166 | { | |
3167 | struct desc_ptr desc_ptr; | |
3168 | ||
3169 | if (ctxt->mode == X86EMUL_MODE_PROT64) | |
3170 | ctxt->op_bytes = 8; | |
3171 | get(ctxt, &desc_ptr); | |
3172 | if (ctxt->op_bytes == 2) { | |
3173 | ctxt->op_bytes = 4; | |
3174 | desc_ptr.address &= 0x00ffffff; | |
3175 | } | |
3176 | /* Disable writeback. */ | |
3177 | ctxt->dst.type = OP_NONE; | |
3178 | return segmented_write(ctxt, ctxt->dst.addr.mem, | |
3179 | &desc_ptr, 2 + ctxt->op_bytes); | |
3180 | } | |
3181 | ||
3182 | static int em_sgdt(struct x86_emulate_ctxt *ctxt) | |
3183 | { | |
3184 | return emulate_store_desc_ptr(ctxt, ctxt->ops->get_gdt); | |
3185 | } | |
3186 | ||
3187 | static int em_sidt(struct x86_emulate_ctxt *ctxt) | |
3188 | { | |
3189 | return emulate_store_desc_ptr(ctxt, ctxt->ops->get_idt); | |
3190 | } | |
3191 | ||
26d05cc7 AK |
3192 | static int em_lgdt(struct x86_emulate_ctxt *ctxt) |
3193 | { | |
26d05cc7 AK |
3194 | struct desc_ptr desc_ptr; |
3195 | int rc; | |
3196 | ||
510425ff AK |
3197 | if (ctxt->mode == X86EMUL_MODE_PROT64) |
3198 | ctxt->op_bytes = 8; | |
9dac77fa | 3199 | rc = read_descriptor(ctxt, ctxt->src.addr.mem, |
26d05cc7 | 3200 | &desc_ptr.size, &desc_ptr.address, |
9dac77fa | 3201 | ctxt->op_bytes); |
26d05cc7 AK |
3202 | if (rc != X86EMUL_CONTINUE) |
3203 | return rc; | |
3204 | ctxt->ops->set_gdt(ctxt, &desc_ptr); | |
3205 | /* Disable writeback. */ | |
9dac77fa | 3206 | ctxt->dst.type = OP_NONE; |
26d05cc7 AK |
3207 | return X86EMUL_CONTINUE; |
3208 | } | |
3209 | ||
5ef39c71 | 3210 | static int em_vmmcall(struct x86_emulate_ctxt *ctxt) |
26d05cc7 | 3211 | { |
26d05cc7 AK |
3212 | int rc; |
3213 | ||
5ef39c71 AK |
3214 | rc = ctxt->ops->fix_hypercall(ctxt); |
3215 | ||
26d05cc7 | 3216 | /* Disable writeback. */ |
9dac77fa | 3217 | ctxt->dst.type = OP_NONE; |
26d05cc7 AK |
3218 | return rc; |
3219 | } | |
3220 | ||
3221 | static int em_lidt(struct x86_emulate_ctxt *ctxt) | |
3222 | { | |
26d05cc7 AK |
3223 | struct desc_ptr desc_ptr; |
3224 | int rc; | |
3225 | ||
510425ff AK |
3226 | if (ctxt->mode == X86EMUL_MODE_PROT64) |
3227 | ctxt->op_bytes = 8; | |
9dac77fa | 3228 | rc = read_descriptor(ctxt, ctxt->src.addr.mem, |
509cf9fe | 3229 | &desc_ptr.size, &desc_ptr.address, |
9dac77fa | 3230 | ctxt->op_bytes); |
26d05cc7 AK |
3231 | if (rc != X86EMUL_CONTINUE) |
3232 | return rc; | |
3233 | ctxt->ops->set_idt(ctxt, &desc_ptr); | |
3234 | /* Disable writeback. */ | |
9dac77fa | 3235 | ctxt->dst.type = OP_NONE; |
26d05cc7 AK |
3236 | return X86EMUL_CONTINUE; |
3237 | } | |
3238 | ||
3239 | static int em_smsw(struct x86_emulate_ctxt *ctxt) | |
3240 | { | |
32e94d06 NA |
3241 | if (ctxt->dst.type == OP_MEM) |
3242 | ctxt->dst.bytes = 2; | |
9dac77fa | 3243 | ctxt->dst.val = ctxt->ops->get_cr(ctxt, 0); |
26d05cc7 AK |
3244 | return X86EMUL_CONTINUE; |
3245 | } | |
3246 | ||
3247 | static int em_lmsw(struct x86_emulate_ctxt *ctxt) | |
3248 | { | |
26d05cc7 | 3249 | ctxt->ops->set_cr(ctxt, 0, (ctxt->ops->get_cr(ctxt, 0) & ~0x0eul) |
9dac77fa AK |
3250 | | (ctxt->src.val & 0x0f)); |
3251 | ctxt->dst.type = OP_NONE; | |
26d05cc7 AK |
3252 | return X86EMUL_CONTINUE; |
3253 | } | |
3254 | ||
d06e03ad TY |
3255 | static int em_loop(struct x86_emulate_ctxt *ctxt) |
3256 | { | |
dd856efa AK |
3257 | register_address_increment(ctxt, reg_rmw(ctxt, VCPU_REGS_RCX), -1); |
3258 | if ((address_mask(ctxt, reg_read(ctxt, VCPU_REGS_RCX)) != 0) && | |
9dac77fa AK |
3259 | (ctxt->b == 0xe2 || test_cc(ctxt->b ^ 0x5, ctxt->eflags))) |
3260 | jmp_rel(ctxt, ctxt->src.val); | |
d06e03ad TY |
3261 | |
3262 | return X86EMUL_CONTINUE; | |
3263 | } | |
3264 | ||
3265 | static int em_jcxz(struct x86_emulate_ctxt *ctxt) | |
3266 | { | |
dd856efa | 3267 | if (address_mask(ctxt, reg_read(ctxt, VCPU_REGS_RCX)) == 0) |
9dac77fa | 3268 | jmp_rel(ctxt, ctxt->src.val); |
d06e03ad TY |
3269 | |
3270 | return X86EMUL_CONTINUE; | |
3271 | } | |
3272 | ||
d7841a4b TY |
3273 | static int em_in(struct x86_emulate_ctxt *ctxt) |
3274 | { | |
3275 | if (!pio_in_emulated(ctxt, ctxt->dst.bytes, ctxt->src.val, | |
3276 | &ctxt->dst.val)) | |
3277 | return X86EMUL_IO_NEEDED; | |
3278 | ||
3279 | return X86EMUL_CONTINUE; | |
3280 | } | |
3281 | ||
3282 | static int em_out(struct x86_emulate_ctxt *ctxt) | |
3283 | { | |
3284 | ctxt->ops->pio_out_emulated(ctxt, ctxt->src.bytes, ctxt->dst.val, | |
3285 | &ctxt->src.val, 1); | |
3286 | /* Disable writeback. */ | |
3287 | ctxt->dst.type = OP_NONE; | |
3288 | return X86EMUL_CONTINUE; | |
3289 | } | |
3290 | ||
f411e6cd TY |
3291 | static int em_cli(struct x86_emulate_ctxt *ctxt) |
3292 | { | |
3293 | if (emulator_bad_iopl(ctxt)) | |
3294 | return emulate_gp(ctxt, 0); | |
3295 | ||
3296 | ctxt->eflags &= ~X86_EFLAGS_IF; | |
3297 | return X86EMUL_CONTINUE; | |
3298 | } | |
3299 | ||
3300 | static int em_sti(struct x86_emulate_ctxt *ctxt) | |
3301 | { | |
3302 | if (emulator_bad_iopl(ctxt)) | |
3303 | return emulate_gp(ctxt, 0); | |
3304 | ||
3305 | ctxt->interruptibility = KVM_X86_SHADOW_INT_STI; | |
3306 | ctxt->eflags |= X86_EFLAGS_IF; | |
3307 | return X86EMUL_CONTINUE; | |
3308 | } | |
3309 | ||
6d6eede4 AK |
3310 | static int em_cpuid(struct x86_emulate_ctxt *ctxt) |
3311 | { | |
3312 | u32 eax, ebx, ecx, edx; | |
3313 | ||
dd856efa AK |
3314 | eax = reg_read(ctxt, VCPU_REGS_RAX); |
3315 | ecx = reg_read(ctxt, VCPU_REGS_RCX); | |
6d6eede4 | 3316 | ctxt->ops->get_cpuid(ctxt, &eax, &ebx, &ecx, &edx); |
dd856efa AK |
3317 | *reg_write(ctxt, VCPU_REGS_RAX) = eax; |
3318 | *reg_write(ctxt, VCPU_REGS_RBX) = ebx; | |
3319 | *reg_write(ctxt, VCPU_REGS_RCX) = ecx; | |
3320 | *reg_write(ctxt, VCPU_REGS_RDX) = edx; | |
6d6eede4 AK |
3321 | return X86EMUL_CONTINUE; |
3322 | } | |
3323 | ||
98f73630 PB |
3324 | static int em_sahf(struct x86_emulate_ctxt *ctxt) |
3325 | { | |
3326 | u32 flags; | |
3327 | ||
3328 | flags = EFLG_CF | EFLG_PF | EFLG_AF | EFLG_ZF | EFLG_SF; | |
3329 | flags &= *reg_rmw(ctxt, VCPU_REGS_RAX) >> 8; | |
3330 | ||
3331 | ctxt->eflags &= ~0xffUL; | |
3332 | ctxt->eflags |= flags | X86_EFLAGS_FIXED; | |
3333 | return X86EMUL_CONTINUE; | |
3334 | } | |
3335 | ||
2dd7caa0 AK |
3336 | static int em_lahf(struct x86_emulate_ctxt *ctxt) |
3337 | { | |
dd856efa AK |
3338 | *reg_rmw(ctxt, VCPU_REGS_RAX) &= ~0xff00UL; |
3339 | *reg_rmw(ctxt, VCPU_REGS_RAX) |= (ctxt->eflags & 0xff) << 8; | |
2dd7caa0 AK |
3340 | return X86EMUL_CONTINUE; |
3341 | } | |
3342 | ||
9299836e AK |
3343 | static int em_bswap(struct x86_emulate_ctxt *ctxt) |
3344 | { | |
3345 | switch (ctxt->op_bytes) { | |
3346 | #ifdef CONFIG_X86_64 | |
3347 | case 8: | |
3348 | asm("bswap %0" : "+r"(ctxt->dst.val)); | |
3349 | break; | |
3350 | #endif | |
3351 | default: | |
3352 | asm("bswap %0" : "+r"(*(u32 *)&ctxt->dst.val)); | |
3353 | break; | |
3354 | } | |
3355 | return X86EMUL_CONTINUE; | |
3356 | } | |
3357 | ||
cfec82cb JR |
3358 | static bool valid_cr(int nr) |
3359 | { | |
3360 | switch (nr) { | |
3361 | case 0: | |
3362 | case 2 ... 4: | |
3363 | case 8: | |
3364 | return true; | |
3365 | default: | |
3366 | return false; | |
3367 | } | |
3368 | } | |
3369 | ||
3370 | static int check_cr_read(struct x86_emulate_ctxt *ctxt) | |
3371 | { | |
9dac77fa | 3372 | if (!valid_cr(ctxt->modrm_reg)) |
cfec82cb JR |
3373 | return emulate_ud(ctxt); |
3374 | ||
3375 | return X86EMUL_CONTINUE; | |
3376 | } | |
3377 | ||
3378 | static int check_cr_write(struct x86_emulate_ctxt *ctxt) | |
3379 | { | |
9dac77fa AK |
3380 | u64 new_val = ctxt->src.val64; |
3381 | int cr = ctxt->modrm_reg; | |
c2ad2bb3 | 3382 | u64 efer = 0; |
cfec82cb JR |
3383 | |
3384 | static u64 cr_reserved_bits[] = { | |
3385 | 0xffffffff00000000ULL, | |
3386 | 0, 0, 0, /* CR3 checked later */ | |
3387 | CR4_RESERVED_BITS, | |
3388 | 0, 0, 0, | |
3389 | CR8_RESERVED_BITS, | |
3390 | }; | |
3391 | ||
3392 | if (!valid_cr(cr)) | |
3393 | return emulate_ud(ctxt); | |
3394 | ||
3395 | if (new_val & cr_reserved_bits[cr]) | |
3396 | return emulate_gp(ctxt, 0); | |
3397 | ||
3398 | switch (cr) { | |
3399 | case 0: { | |
c2ad2bb3 | 3400 | u64 cr4; |
cfec82cb JR |
3401 | if (((new_val & X86_CR0_PG) && !(new_val & X86_CR0_PE)) || |
3402 | ((new_val & X86_CR0_NW) && !(new_val & X86_CR0_CD))) | |
3403 | return emulate_gp(ctxt, 0); | |
3404 | ||
717746e3 AK |
3405 | cr4 = ctxt->ops->get_cr(ctxt, 4); |
3406 | ctxt->ops->get_msr(ctxt, MSR_EFER, &efer); | |
cfec82cb JR |
3407 | |
3408 | if ((new_val & X86_CR0_PG) && (efer & EFER_LME) && | |
3409 | !(cr4 & X86_CR4_PAE)) | |
3410 | return emulate_gp(ctxt, 0); | |
3411 | ||
3412 | break; | |
3413 | } | |
3414 | case 3: { | |
3415 | u64 rsvd = 0; | |
3416 | ||
c2ad2bb3 AK |
3417 | ctxt->ops->get_msr(ctxt, MSR_EFER, &efer); |
3418 | if (efer & EFER_LMA) | |
cfec82cb | 3419 | rsvd = CR3_L_MODE_RESERVED_BITS; |
cfec82cb JR |
3420 | |
3421 | if (new_val & rsvd) | |
3422 | return emulate_gp(ctxt, 0); | |
3423 | ||
3424 | break; | |
3425 | } | |
3426 | case 4: { | |
717746e3 | 3427 | ctxt->ops->get_msr(ctxt, MSR_EFER, &efer); |
cfec82cb JR |
3428 | |
3429 | if ((efer & EFER_LMA) && !(new_val & X86_CR4_PAE)) | |
3430 | return emulate_gp(ctxt, 0); | |
3431 | ||
3432 | break; | |
3433 | } | |
3434 | } | |
3435 | ||
3436 | return X86EMUL_CONTINUE; | |
3437 | } | |
3438 | ||
3b88e41a JR |
3439 | static int check_dr7_gd(struct x86_emulate_ctxt *ctxt) |
3440 | { | |
3441 | unsigned long dr7; | |
3442 | ||
717746e3 | 3443 | ctxt->ops->get_dr(ctxt, 7, &dr7); |
3b88e41a JR |
3444 | |
3445 | /* Check if DR7.Global_Enable is set */ | |
3446 | return dr7 & (1 << 13); | |
3447 | } | |
3448 | ||
3449 | static int check_dr_read(struct x86_emulate_ctxt *ctxt) | |
3450 | { | |
9dac77fa | 3451 | int dr = ctxt->modrm_reg; |
3b88e41a JR |
3452 | u64 cr4; |
3453 | ||
3454 | if (dr > 7) | |
3455 | return emulate_ud(ctxt); | |
3456 | ||
717746e3 | 3457 | cr4 = ctxt->ops->get_cr(ctxt, 4); |
3b88e41a JR |
3458 | if ((cr4 & X86_CR4_DE) && (dr == 4 || dr == 5)) |
3459 | return emulate_ud(ctxt); | |
3460 | ||
3461 | if (check_dr7_gd(ctxt)) | |
3462 | return emulate_db(ctxt); | |
3463 | ||
3464 | return X86EMUL_CONTINUE; | |
3465 | } | |
3466 | ||
3467 | static int check_dr_write(struct x86_emulate_ctxt *ctxt) | |
3468 | { | |
9dac77fa AK |
3469 | u64 new_val = ctxt->src.val64; |
3470 | int dr = ctxt->modrm_reg; | |
3b88e41a JR |
3471 | |
3472 | if ((dr == 6 || dr == 7) && (new_val & 0xffffffff00000000ULL)) | |
3473 | return emulate_gp(ctxt, 0); | |
3474 | ||
3475 | return check_dr_read(ctxt); | |
3476 | } | |
3477 | ||
01de8b09 JR |
3478 | static int check_svme(struct x86_emulate_ctxt *ctxt) |
3479 | { | |
3480 | u64 efer; | |
3481 | ||
717746e3 | 3482 | ctxt->ops->get_msr(ctxt, MSR_EFER, &efer); |
01de8b09 JR |
3483 | |
3484 | if (!(efer & EFER_SVME)) | |
3485 | return emulate_ud(ctxt); | |
3486 | ||
3487 | return X86EMUL_CONTINUE; | |
3488 | } | |
3489 | ||
3490 | static int check_svme_pa(struct x86_emulate_ctxt *ctxt) | |
3491 | { | |
dd856efa | 3492 | u64 rax = reg_read(ctxt, VCPU_REGS_RAX); |
01de8b09 JR |
3493 | |
3494 | /* Valid physical address? */ | |
d4224449 | 3495 | if (rax & 0xffff000000000000ULL) |
01de8b09 JR |
3496 | return emulate_gp(ctxt, 0); |
3497 | ||
3498 | return check_svme(ctxt); | |
3499 | } | |
3500 | ||
d7eb8203 JR |
3501 | static int check_rdtsc(struct x86_emulate_ctxt *ctxt) |
3502 | { | |
717746e3 | 3503 | u64 cr4 = ctxt->ops->get_cr(ctxt, 4); |
d7eb8203 | 3504 | |
717746e3 | 3505 | if (cr4 & X86_CR4_TSD && ctxt->ops->cpl(ctxt)) |
d7eb8203 JR |
3506 | return emulate_ud(ctxt); |
3507 | ||
3508 | return X86EMUL_CONTINUE; | |
3509 | } | |
3510 | ||
8061252e JR |
3511 | static int check_rdpmc(struct x86_emulate_ctxt *ctxt) |
3512 | { | |
717746e3 | 3513 | u64 cr4 = ctxt->ops->get_cr(ctxt, 4); |
dd856efa | 3514 | u64 rcx = reg_read(ctxt, VCPU_REGS_RCX); |
8061252e | 3515 | |
717746e3 | 3516 | if ((!(cr4 & X86_CR4_PCE) && ctxt->ops->cpl(ctxt)) || |
67f4d428 | 3517 | ctxt->ops->check_pmc(ctxt, rcx)) |
8061252e JR |
3518 | return emulate_gp(ctxt, 0); |
3519 | ||
3520 | return X86EMUL_CONTINUE; | |
3521 | } | |
3522 | ||
f6511935 JR |
3523 | static int check_perm_in(struct x86_emulate_ctxt *ctxt) |
3524 | { | |
9dac77fa AK |
3525 | ctxt->dst.bytes = min(ctxt->dst.bytes, 4u); |
3526 | if (!emulator_io_permited(ctxt, ctxt->src.val, ctxt->dst.bytes)) | |
f6511935 JR |
3527 | return emulate_gp(ctxt, 0); |
3528 | ||
3529 | return X86EMUL_CONTINUE; | |
3530 | } | |
3531 | ||
3532 | static int check_perm_out(struct x86_emulate_ctxt *ctxt) | |
3533 | { | |
9dac77fa AK |
3534 | ctxt->src.bytes = min(ctxt->src.bytes, 4u); |
3535 | if (!emulator_io_permited(ctxt, ctxt->dst.val, ctxt->src.bytes)) | |
f6511935 JR |
3536 | return emulate_gp(ctxt, 0); |
3537 | ||
3538 | return X86EMUL_CONTINUE; | |
3539 | } | |
3540 | ||
73fba5f4 | 3541 | #define D(_y) { .flags = (_y) } |
c4f035c6 | 3542 | #define DI(_y, _i) { .flags = (_y), .intercept = x86_intercept_##_i } |
d09beabd JR |
3543 | #define DIP(_y, _i, _p) { .flags = (_y), .intercept = x86_intercept_##_i, \ |
3544 | .check_perm = (_p) } | |
0b789eee | 3545 | #define N D(NotImpl) |
01de8b09 | 3546 | #define EXT(_f, _e) { .flags = ((_f) | RMExt), .u.group = (_e) } |
1c2545be TY |
3547 | #define G(_f, _g) { .flags = ((_f) | Group | ModRM), .u.group = (_g) } |
3548 | #define GD(_f, _g) { .flags = ((_f) | GroupDual | ModRM), .u.gdual = (_g) } | |
045a282c | 3549 | #define E(_f, _e) { .flags = ((_f) | Escape | ModRM), .u.esc = (_e) } |
73fba5f4 | 3550 | #define I(_f, _e) { .flags = (_f), .u.execute = (_e) } |
e28bbd44 | 3551 | #define F(_f, _e) { .flags = (_f) | Fastop, .u.fastop = (_e) } |
c4f035c6 AK |
3552 | #define II(_f, _e, _i) \ |
3553 | { .flags = (_f), .u.execute = (_e), .intercept = x86_intercept_##_i } | |
d09beabd JR |
3554 | #define IIP(_f, _e, _i, _p) \ |
3555 | { .flags = (_f), .u.execute = (_e), .intercept = x86_intercept_##_i, \ | |
3556 | .check_perm = (_p) } | |
aa97bb48 | 3557 | #define GP(_f, _g) { .flags = ((_f) | Prefix), .u.gprefix = (_g) } |
73fba5f4 | 3558 | |
8d8f4e9f | 3559 | #define D2bv(_f) D((_f) | ByteOp), D(_f) |
f6511935 | 3560 | #define D2bvIP(_f, _i, _p) DIP((_f) | ByteOp, _i, _p), DIP(_f, _i, _p) |
8d8f4e9f | 3561 | #define I2bv(_f, _e) I((_f) | ByteOp, _e), I(_f, _e) |
f7857f35 | 3562 | #define F2bv(_f, _e) F((_f) | ByteOp, _e), F(_f, _e) |
d7841a4b TY |
3563 | #define I2bvIP(_f, _e, _i, _p) \ |
3564 | IIP((_f) | ByteOp, _e, _i, _p), IIP(_f, _e, _i, _p) | |
8d8f4e9f | 3565 | |
fb864fbc AK |
3566 | #define F6ALU(_f, _e) F2bv((_f) | DstMem | SrcReg | ModRM, _e), \ |
3567 | F2bv(((_f) | DstReg | SrcMem | ModRM) & ~Lock, _e), \ | |
3568 | F2bv(((_f) & ~Lock) | DstAcc | SrcImm, _e) | |
6230f7fc | 3569 | |
fd0a0d82 | 3570 | static const struct opcode group7_rm1[] = { |
1c2545be TY |
3571 | DI(SrcNone | Priv, monitor), |
3572 | DI(SrcNone | Priv, mwait), | |
d7eb8203 JR |
3573 | N, N, N, N, N, N, |
3574 | }; | |
3575 | ||
fd0a0d82 | 3576 | static const struct opcode group7_rm3[] = { |
1c2545be | 3577 | DIP(SrcNone | Prot | Priv, vmrun, check_svme_pa), |
b51e974f | 3578 | II(SrcNone | Prot | EmulateOnUD, em_vmmcall, vmmcall), |
1c2545be TY |
3579 | DIP(SrcNone | Prot | Priv, vmload, check_svme_pa), |
3580 | DIP(SrcNone | Prot | Priv, vmsave, check_svme_pa), | |
3581 | DIP(SrcNone | Prot | Priv, stgi, check_svme), | |
3582 | DIP(SrcNone | Prot | Priv, clgi, check_svme), | |
3583 | DIP(SrcNone | Prot | Priv, skinit, check_svme), | |
3584 | DIP(SrcNone | Prot | Priv, invlpga, check_svme), | |
01de8b09 | 3585 | }; |
6230f7fc | 3586 | |
fd0a0d82 | 3587 | static const struct opcode group7_rm7[] = { |
d7eb8203 | 3588 | N, |
1c2545be | 3589 | DIP(SrcNone, rdtscp, check_rdtsc), |
d7eb8203 JR |
3590 | N, N, N, N, N, N, |
3591 | }; | |
d67fc27a | 3592 | |
fd0a0d82 | 3593 | static const struct opcode group1[] = { |
fb864fbc AK |
3594 | F(Lock, em_add), |
3595 | F(Lock | PageTable, em_or), | |
3596 | F(Lock, em_adc), | |
3597 | F(Lock, em_sbb), | |
3598 | F(Lock | PageTable, em_and), | |
3599 | F(Lock, em_sub), | |
3600 | F(Lock, em_xor), | |
3601 | F(NoWrite, em_cmp), | |
73fba5f4 AK |
3602 | }; |
3603 | ||
fd0a0d82 | 3604 | static const struct opcode group1A[] = { |
1c2545be | 3605 | I(DstMem | SrcNone | Mov | Stack, em_pop), N, N, N, N, N, N, N, |
73fba5f4 AK |
3606 | }; |
3607 | ||
007a3b54 AK |
3608 | static const struct opcode group2[] = { |
3609 | F(DstMem | ModRM, em_rol), | |
3610 | F(DstMem | ModRM, em_ror), | |
3611 | F(DstMem | ModRM, em_rcl), | |
3612 | F(DstMem | ModRM, em_rcr), | |
3613 | F(DstMem | ModRM, em_shl), | |
3614 | F(DstMem | ModRM, em_shr), | |
3615 | F(DstMem | ModRM, em_shl), | |
3616 | F(DstMem | ModRM, em_sar), | |
3617 | }; | |
3618 | ||
fd0a0d82 | 3619 | static const struct opcode group3[] = { |
fb864fbc AK |
3620 | F(DstMem | SrcImm | NoWrite, em_test), |
3621 | F(DstMem | SrcImm | NoWrite, em_test), | |
45a1467d AK |
3622 | F(DstMem | SrcNone | Lock, em_not), |
3623 | F(DstMem | SrcNone | Lock, em_neg), | |
b9fa409b AK |
3624 | F(DstXacc | Src2Mem, em_mul_ex), |
3625 | F(DstXacc | Src2Mem, em_imul_ex), | |
b8c0b6ae AK |
3626 | F(DstXacc | Src2Mem, em_div_ex), |
3627 | F(DstXacc | Src2Mem, em_idiv_ex), | |
73fba5f4 AK |
3628 | }; |
3629 | ||
fd0a0d82 | 3630 | static const struct opcode group4[] = { |
95413dc4 AK |
3631 | F(ByteOp | DstMem | SrcNone | Lock, em_inc), |
3632 | F(ByteOp | DstMem | SrcNone | Lock, em_dec), | |
73fba5f4 AK |
3633 | N, N, N, N, N, N, |
3634 | }; | |
3635 | ||
fd0a0d82 | 3636 | static const struct opcode group5[] = { |
95413dc4 AK |
3637 | F(DstMem | SrcNone | Lock, em_inc), |
3638 | F(DstMem | SrcNone | Lock, em_dec), | |
1c2545be TY |
3639 | I(SrcMem | Stack, em_grp45), |
3640 | I(SrcMemFAddr | ImplicitOps | Stack, em_call_far), | |
3641 | I(SrcMem | Stack, em_grp45), | |
3642 | I(SrcMemFAddr | ImplicitOps, em_grp45), | |
188424ba | 3643 | I(SrcMem | Stack, em_grp45), D(Undefined), |
73fba5f4 AK |
3644 | }; |
3645 | ||
fd0a0d82 | 3646 | static const struct opcode group6[] = { |
1c2545be TY |
3647 | DI(Prot, sldt), |
3648 | DI(Prot, str), | |
a14e579f | 3649 | II(Prot | Priv | SrcMem16, em_lldt, lldt), |
80890006 | 3650 | II(Prot | Priv | SrcMem16, em_ltr, ltr), |
dee6bb70 JR |
3651 | N, N, N, N, |
3652 | }; | |
3653 | ||
fd0a0d82 | 3654 | static const struct group_dual group7 = { { |
606b1c3e NA |
3655 | II(Mov | DstMem, em_sgdt, sgdt), |
3656 | II(Mov | DstMem, em_sidt, sidt), | |
1c2545be TY |
3657 | II(SrcMem | Priv, em_lgdt, lgdt), |
3658 | II(SrcMem | Priv, em_lidt, lidt), | |
3659 | II(SrcNone | DstMem | Mov, em_smsw, smsw), N, | |
3660 | II(SrcMem16 | Mov | Priv, em_lmsw, lmsw), | |
3661 | II(SrcMem | ByteOp | Priv | NoAccess, em_invlpg, invlpg), | |
73fba5f4 | 3662 | }, { |
b51e974f | 3663 | I(SrcNone | Priv | EmulateOnUD, em_vmcall), |
5ef39c71 | 3664 | EXT(0, group7_rm1), |
01de8b09 | 3665 | N, EXT(0, group7_rm3), |
1c2545be TY |
3666 | II(SrcNone | DstMem | Mov, em_smsw, smsw), N, |
3667 | II(SrcMem16 | Mov | Priv, em_lmsw, lmsw), | |
3668 | EXT(0, group7_rm7), | |
73fba5f4 AK |
3669 | } }; |
3670 | ||
fd0a0d82 | 3671 | static const struct opcode group8[] = { |
73fba5f4 | 3672 | N, N, N, N, |
11c363ba AK |
3673 | F(DstMem | SrcImmByte | NoWrite, em_bt), |
3674 | F(DstMem | SrcImmByte | Lock | PageTable, em_bts), | |
3675 | F(DstMem | SrcImmByte | Lock, em_btr), | |
3676 | F(DstMem | SrcImmByte | Lock | PageTable, em_btc), | |
73fba5f4 AK |
3677 | }; |
3678 | ||
fd0a0d82 | 3679 | static const struct group_dual group9 = { { |
1c2545be | 3680 | N, I(DstMem64 | Lock | PageTable, em_cmpxchg8b), N, N, N, N, N, N, |
73fba5f4 AK |
3681 | }, { |
3682 | N, N, N, N, N, N, N, N, | |
3683 | } }; | |
3684 | ||
fd0a0d82 | 3685 | static const struct opcode group11[] = { |
1c2545be | 3686 | I(DstMem | SrcImm | Mov | PageTable, em_mov), |
d5ae7ce8 | 3687 | X7(D(Undefined)), |
a4d4a7c1 AK |
3688 | }; |
3689 | ||
fd0a0d82 | 3690 | static const struct gprefix pfx_0f_6f_0f_7f = { |
e5971755 | 3691 | I(Mmx, em_mov), I(Sse | Aligned, em_mov), N, I(Sse | Unaligned, em_mov), |
aa97bb48 AK |
3692 | }; |
3693 | ||
fd0a0d82 | 3694 | static const struct gprefix pfx_vmovntpx = { |
3e114eb4 AK |
3695 | I(0, em_mov), N, N, N, |
3696 | }; | |
3697 | ||
27ce8258 | 3698 | static const struct gprefix pfx_0f_28_0f_29 = { |
6fec27d8 | 3699 | I(Aligned, em_mov), I(Aligned, em_mov), N, N, |
27ce8258 IM |
3700 | }; |
3701 | ||
045a282c GN |
3702 | static const struct escape escape_d9 = { { |
3703 | N, N, N, N, N, N, N, I(DstMem, em_fnstcw), | |
3704 | }, { | |
3705 | /* 0xC0 - 0xC7 */ | |
3706 | N, N, N, N, N, N, N, N, | |
3707 | /* 0xC8 - 0xCF */ | |
3708 | N, N, N, N, N, N, N, N, | |
3709 | /* 0xD0 - 0xC7 */ | |
3710 | N, N, N, N, N, N, N, N, | |
3711 | /* 0xD8 - 0xDF */ | |
3712 | N, N, N, N, N, N, N, N, | |
3713 | /* 0xE0 - 0xE7 */ | |
3714 | N, N, N, N, N, N, N, N, | |
3715 | /* 0xE8 - 0xEF */ | |
3716 | N, N, N, N, N, N, N, N, | |
3717 | /* 0xF0 - 0xF7 */ | |
3718 | N, N, N, N, N, N, N, N, | |
3719 | /* 0xF8 - 0xFF */ | |
3720 | N, N, N, N, N, N, N, N, | |
3721 | } }; | |
3722 | ||
3723 | static const struct escape escape_db = { { | |
3724 | N, N, N, N, N, N, N, N, | |
3725 | }, { | |
3726 | /* 0xC0 - 0xC7 */ | |
3727 | N, N, N, N, N, N, N, N, | |
3728 | /* 0xC8 - 0xCF */ | |
3729 | N, N, N, N, N, N, N, N, | |
3730 | /* 0xD0 - 0xC7 */ | |
3731 | N, N, N, N, N, N, N, N, | |
3732 | /* 0xD8 - 0xDF */ | |
3733 | N, N, N, N, N, N, N, N, | |
3734 | /* 0xE0 - 0xE7 */ | |
3735 | N, N, N, I(ImplicitOps, em_fninit), N, N, N, N, | |
3736 | /* 0xE8 - 0xEF */ | |
3737 | N, N, N, N, N, N, N, N, | |
3738 | /* 0xF0 - 0xF7 */ | |
3739 | N, N, N, N, N, N, N, N, | |
3740 | /* 0xF8 - 0xFF */ | |
3741 | N, N, N, N, N, N, N, N, | |
3742 | } }; | |
3743 | ||
3744 | static const struct escape escape_dd = { { | |
3745 | N, N, N, N, N, N, N, I(DstMem, em_fnstsw), | |
3746 | }, { | |
3747 | /* 0xC0 - 0xC7 */ | |
3748 | N, N, N, N, N, N, N, N, | |
3749 | /* 0xC8 - 0xCF */ | |
3750 | N, N, N, N, N, N, N, N, | |
3751 | /* 0xD0 - 0xC7 */ | |
3752 | N, N, N, N, N, N, N, N, | |
3753 | /* 0xD8 - 0xDF */ | |
3754 | N, N, N, N, N, N, N, N, | |
3755 | /* 0xE0 - 0xE7 */ | |
3756 | N, N, N, N, N, N, N, N, | |
3757 | /* 0xE8 - 0xEF */ | |
3758 | N, N, N, N, N, N, N, N, | |
3759 | /* 0xF0 - 0xF7 */ | |
3760 | N, N, N, N, N, N, N, N, | |
3761 | /* 0xF8 - 0xFF */ | |
3762 | N, N, N, N, N, N, N, N, | |
3763 | } }; | |
3764 | ||
fd0a0d82 | 3765 | static const struct opcode opcode_table[256] = { |
73fba5f4 | 3766 | /* 0x00 - 0x07 */ |
fb864fbc | 3767 | F6ALU(Lock, em_add), |
1cd196ea AK |
3768 | I(ImplicitOps | Stack | No64 | Src2ES, em_push_sreg), |
3769 | I(ImplicitOps | Stack | No64 | Src2ES, em_pop_sreg), | |
73fba5f4 | 3770 | /* 0x08 - 0x0F */ |
fb864fbc | 3771 | F6ALU(Lock | PageTable, em_or), |
1cd196ea AK |
3772 | I(ImplicitOps | Stack | No64 | Src2CS, em_push_sreg), |
3773 | N, | |
73fba5f4 | 3774 | /* 0x10 - 0x17 */ |
fb864fbc | 3775 | F6ALU(Lock, em_adc), |
1cd196ea AK |
3776 | I(ImplicitOps | Stack | No64 | Src2SS, em_push_sreg), |
3777 | I(ImplicitOps | Stack | No64 | Src2SS, em_pop_sreg), | |
73fba5f4 | 3778 | /* 0x18 - 0x1F */ |
fb864fbc | 3779 | F6ALU(Lock, em_sbb), |
1cd196ea AK |
3780 | I(ImplicitOps | Stack | No64 | Src2DS, em_push_sreg), |
3781 | I(ImplicitOps | Stack | No64 | Src2DS, em_pop_sreg), | |
73fba5f4 | 3782 | /* 0x20 - 0x27 */ |
fb864fbc | 3783 | F6ALU(Lock | PageTable, em_and), N, N, |
73fba5f4 | 3784 | /* 0x28 - 0x2F */ |
fb864fbc | 3785 | F6ALU(Lock, em_sub), N, I(ByteOp | DstAcc | No64, em_das), |
73fba5f4 | 3786 | /* 0x30 - 0x37 */ |
fb864fbc | 3787 | F6ALU(Lock, em_xor), N, N, |
73fba5f4 | 3788 | /* 0x38 - 0x3F */ |
fb864fbc | 3789 | F6ALU(NoWrite, em_cmp), N, N, |
73fba5f4 | 3790 | /* 0x40 - 0x4F */ |
95413dc4 | 3791 | X8(F(DstReg, em_inc)), X8(F(DstReg, em_dec)), |
73fba5f4 | 3792 | /* 0x50 - 0x57 */ |
63540382 | 3793 | X8(I(SrcReg | Stack, em_push)), |
73fba5f4 | 3794 | /* 0x58 - 0x5F */ |
c54fe504 | 3795 | X8(I(DstReg | Stack, em_pop)), |
73fba5f4 | 3796 | /* 0x60 - 0x67 */ |
b96a7fad TY |
3797 | I(ImplicitOps | Stack | No64, em_pusha), |
3798 | I(ImplicitOps | Stack | No64, em_popa), | |
73fba5f4 AK |
3799 | N, D(DstReg | SrcMem32 | ModRM | Mov) /* movsxd (x86/64) */ , |
3800 | N, N, N, N, | |
3801 | /* 0x68 - 0x6F */ | |
d46164db AK |
3802 | I(SrcImm | Mov | Stack, em_push), |
3803 | I(DstReg | SrcMem | ModRM | Src2Imm, em_imul_3op), | |
f3a1b9f4 AK |
3804 | I(SrcImmByte | Mov | Stack, em_push), |
3805 | I(DstReg | SrcMem | ModRM | Src2ImmByte, em_imul_3op), | |
b3356bf0 | 3806 | I2bvIP(DstDI | SrcDX | Mov | String | Unaligned, em_in, ins, check_perm_in), /* insb, insw/insd */ |
2b5e97e1 | 3807 | I2bvIP(SrcSI | DstDX | String, em_out, outs, check_perm_out), /* outsb, outsw/outsd */ |
73fba5f4 AK |
3808 | /* 0x70 - 0x7F */ |
3809 | X16(D(SrcImmByte)), | |
3810 | /* 0x80 - 0x87 */ | |
1c2545be TY |
3811 | G(ByteOp | DstMem | SrcImm, group1), |
3812 | G(DstMem | SrcImm, group1), | |
3813 | G(ByteOp | DstMem | SrcImm | No64, group1), | |
3814 | G(DstMem | SrcImmByte, group1), | |
fb864fbc | 3815 | F2bv(DstMem | SrcReg | ModRM | NoWrite, em_test), |
d5ae7ce8 | 3816 | I2bv(DstMem | SrcReg | ModRM | Lock | PageTable, em_xchg), |
73fba5f4 | 3817 | /* 0x88 - 0x8F */ |
d5ae7ce8 | 3818 | I2bv(DstMem | SrcReg | ModRM | Mov | PageTable, em_mov), |
b9eac5f4 | 3819 | I2bv(DstReg | SrcMem | ModRM | Mov, em_mov), |
d5ae7ce8 | 3820 | I(DstMem | SrcNone | ModRM | Mov | PageTable, em_mov_rm_sreg), |
1bd5f469 TY |
3821 | D(ModRM | SrcMem | NoAccess | DstReg), |
3822 | I(ImplicitOps | SrcMem16 | ModRM, em_mov_sreg_rm), | |
3823 | G(0, group1A), | |
73fba5f4 | 3824 | /* 0x90 - 0x97 */ |
bf608f88 | 3825 | DI(SrcAcc | DstReg, pause), X7(D(SrcAcc | DstReg)), |
73fba5f4 | 3826 | /* 0x98 - 0x9F */ |
61429142 | 3827 | D(DstAcc | SrcNone), I(ImplicitOps | SrcAcc, em_cwd), |
cc4feed5 | 3828 | I(SrcImmFAddr | No64, em_call_far), N, |
62aaa2f0 | 3829 | II(ImplicitOps | Stack, em_pushf, pushf), |
98f73630 PB |
3830 | II(ImplicitOps | Stack, em_popf, popf), |
3831 | I(ImplicitOps, em_sahf), I(ImplicitOps, em_lahf), | |
73fba5f4 | 3832 | /* 0xA0 - 0xA7 */ |
b9eac5f4 | 3833 | I2bv(DstAcc | SrcMem | Mov | MemAbs, em_mov), |
d5ae7ce8 | 3834 | I2bv(DstMem | SrcAcc | Mov | MemAbs | PageTable, em_mov), |
b9eac5f4 | 3835 | I2bv(SrcSI | DstDI | Mov | String, em_mov), |
fb864fbc | 3836 | F2bv(SrcSI | DstDI | String | NoWrite, em_cmp), |
73fba5f4 | 3837 | /* 0xA8 - 0xAF */ |
fb864fbc | 3838 | F2bv(DstAcc | SrcImm | NoWrite, em_test), |
b9eac5f4 AK |
3839 | I2bv(SrcAcc | DstDI | Mov | String, em_mov), |
3840 | I2bv(SrcSI | DstAcc | Mov | String, em_mov), | |
fb864fbc | 3841 | F2bv(SrcAcc | DstDI | String | NoWrite, em_cmp), |
73fba5f4 | 3842 | /* 0xB0 - 0xB7 */ |
b9eac5f4 | 3843 | X8(I(ByteOp | DstReg | SrcImm | Mov, em_mov)), |
73fba5f4 | 3844 | /* 0xB8 - 0xBF */ |
5e2c6883 | 3845 | X8(I(DstReg | SrcImm64 | Mov, em_mov)), |
73fba5f4 | 3846 | /* 0xC0 - 0xC7 */ |
007a3b54 | 3847 | G(ByteOp | Src2ImmByte, group2), G(Src2ImmByte, group2), |
40ece7c7 | 3848 | I(ImplicitOps | Stack | SrcImmU16, em_ret_near_imm), |
ebda02c2 | 3849 | I(ImplicitOps | Stack, em_ret), |
d4b4325f AK |
3850 | I(DstReg | SrcMemFAddr | ModRM | No64 | Src2ES, em_lseg), |
3851 | I(DstReg | SrcMemFAddr | ModRM | No64 | Src2DS, em_lseg), | |
a4d4a7c1 | 3852 | G(ByteOp, group11), G(0, group11), |
73fba5f4 | 3853 | /* 0xC8 - 0xCF */ |
612e89f0 | 3854 | I(Stack | SrcImmU16 | Src2ImmByte, em_enter), I(Stack, em_leave), |
3261107e BR |
3855 | I(ImplicitOps | Stack | SrcImmU16, em_ret_far_imm), |
3856 | I(ImplicitOps | Stack, em_ret_far), | |
3c6e276f | 3857 | D(ImplicitOps), DI(SrcImmByte, intn), |
db5b0762 | 3858 | D(ImplicitOps | No64), II(ImplicitOps, em_iret, iret), |
73fba5f4 | 3859 | /* 0xD0 - 0xD7 */ |
007a3b54 AK |
3860 | G(Src2One | ByteOp, group2), G(Src2One, group2), |
3861 | G(Src2CL | ByteOp, group2), G(Src2CL, group2), | |
a035d5c6 | 3862 | I(DstAcc | SrcImmUByte | No64, em_aam), |
326f578f PB |
3863 | I(DstAcc | SrcImmUByte | No64, em_aad), |
3864 | F(DstAcc | ByteOp | No64, em_salc), | |
7fa57952 | 3865 | I(DstAcc | SrcXLat | ByteOp, em_mov), |
73fba5f4 | 3866 | /* 0xD8 - 0xDF */ |
045a282c | 3867 | N, E(0, &escape_d9), N, E(0, &escape_db), N, E(0, &escape_dd), N, N, |
73fba5f4 | 3868 | /* 0xE0 - 0xE7 */ |
d06e03ad TY |
3869 | X3(I(SrcImmByte, em_loop)), |
3870 | I(SrcImmByte, em_jcxz), | |
d7841a4b TY |
3871 | I2bvIP(SrcImmUByte | DstAcc, em_in, in, check_perm_in), |
3872 | I2bvIP(SrcAcc | DstImmUByte, em_out, out, check_perm_out), | |
73fba5f4 | 3873 | /* 0xE8 - 0xEF */ |
d4ddafcd | 3874 | I(SrcImm | Stack, em_call), D(SrcImm | ImplicitOps), |
db5b0762 | 3875 | I(SrcImmFAddr | No64, em_jmp_far), D(SrcImmByte | ImplicitOps), |
d7841a4b TY |
3876 | I2bvIP(SrcDX | DstAcc, em_in, in, check_perm_in), |
3877 | I2bvIP(SrcAcc | DstDX, em_out, out, check_perm_out), | |
73fba5f4 | 3878 | /* 0xF0 - 0xF7 */ |
bf608f88 | 3879 | N, DI(ImplicitOps, icebp), N, N, |
3c6e276f AK |
3880 | DI(ImplicitOps | Priv, hlt), D(ImplicitOps), |
3881 | G(ByteOp, group3), G(0, group3), | |
73fba5f4 | 3882 | /* 0xF8 - 0xFF */ |
f411e6cd TY |
3883 | D(ImplicitOps), D(ImplicitOps), |
3884 | I(ImplicitOps, em_cli), I(ImplicitOps, em_sti), | |
73fba5f4 AK |
3885 | D(ImplicitOps), D(ImplicitOps), G(0, group4), G(0, group5), |
3886 | }; | |
3887 | ||
fd0a0d82 | 3888 | static const struct opcode twobyte_table[256] = { |
73fba5f4 | 3889 | /* 0x00 - 0x0F */ |
dee6bb70 | 3890 | G(0, group6), GD(0, &group7), N, N, |
b51e974f | 3891 | N, I(ImplicitOps | EmulateOnUD, em_syscall), |
db5b0762 | 3892 | II(ImplicitOps | Priv, em_clts, clts), N, |
3c6e276f | 3893 | DI(ImplicitOps | Priv, invd), DI(ImplicitOps | Priv, wbinvd), N, N, |
73fba5f4 AK |
3894 | N, D(ImplicitOps | ModRM), N, N, |
3895 | /* 0x10 - 0x1F */ | |
103f98ea PB |
3896 | N, N, N, N, N, N, N, N, |
3897 | D(ImplicitOps | ModRM), N, N, N, N, N, N, D(ImplicitOps | ModRM), | |
73fba5f4 | 3898 | /* 0x20 - 0x2F */ |
9b88ae99 NA |
3899 | DIP(ModRM | DstMem | Priv | Op3264 | NoMod, cr_read, check_cr_read), |
3900 | DIP(ModRM | DstMem | Priv | Op3264 | NoMod, dr_read, check_dr_read), | |
3901 | IIP(ModRM | SrcMem | Priv | Op3264 | NoMod, em_cr_write, cr_write, | |
3902 | check_cr_write), | |
3903 | IIP(ModRM | SrcMem | Priv | Op3264 | NoMod, em_dr_write, dr_write, | |
3904 | check_dr_write), | |
73fba5f4 | 3905 | N, N, N, N, |
27ce8258 IM |
3906 | GP(ModRM | DstReg | SrcMem | Mov | Sse, &pfx_0f_28_0f_29), |
3907 | GP(ModRM | DstMem | SrcReg | Mov | Sse, &pfx_0f_28_0f_29), | |
3908 | N, GP(ModRM | DstMem | SrcReg | Sse | Mov | Aligned, &pfx_vmovntpx), | |
3e114eb4 | 3909 | N, N, N, N, |
73fba5f4 | 3910 | /* 0x30 - 0x3F */ |
e1e210b0 | 3911 | II(ImplicitOps | Priv, em_wrmsr, wrmsr), |
8061252e | 3912 | IIP(ImplicitOps, em_rdtsc, rdtsc, check_rdtsc), |
e1e210b0 | 3913 | II(ImplicitOps | Priv, em_rdmsr, rdmsr), |
222d21aa | 3914 | IIP(ImplicitOps, em_rdpmc, rdpmc, check_rdpmc), |
b51e974f BP |
3915 | I(ImplicitOps | EmulateOnUD, em_sysenter), |
3916 | I(ImplicitOps | Priv | EmulateOnUD, em_sysexit), | |
d867162c | 3917 | N, N, |
73fba5f4 AK |
3918 | N, N, N, N, N, N, N, N, |
3919 | /* 0x40 - 0x4F */ | |
3920 | X16(D(DstReg | SrcMem | ModRM | Mov)), | |
3921 | /* 0x50 - 0x5F */ | |
3922 | N, N, N, N, N, N, N, N, N, N, N, N, N, N, N, N, | |
3923 | /* 0x60 - 0x6F */ | |
aa97bb48 AK |
3924 | N, N, N, N, |
3925 | N, N, N, N, | |
3926 | N, N, N, N, | |
3927 | N, N, N, GP(SrcMem | DstReg | ModRM | Mov, &pfx_0f_6f_0f_7f), | |
73fba5f4 | 3928 | /* 0x70 - 0x7F */ |
aa97bb48 AK |
3929 | N, N, N, N, |
3930 | N, N, N, N, | |
3931 | N, N, N, N, | |
3932 | N, N, N, GP(SrcReg | DstMem | ModRM | Mov, &pfx_0f_6f_0f_7f), | |
73fba5f4 AK |
3933 | /* 0x80 - 0x8F */ |
3934 | X16(D(SrcImm)), | |
3935 | /* 0x90 - 0x9F */ | |
ee45b58e | 3936 | X16(D(ByteOp | DstMem | SrcNone | ModRM| Mov)), |
73fba5f4 | 3937 | /* 0xA0 - 0xA7 */ |
1cd196ea | 3938 | I(Stack | Src2FS, em_push_sreg), I(Stack | Src2FS, em_pop_sreg), |
11c363ba AK |
3939 | II(ImplicitOps, em_cpuid, cpuid), |
3940 | F(DstMem | SrcReg | ModRM | BitOp | NoWrite, em_bt), | |
0bdea068 AK |
3941 | F(DstMem | SrcReg | Src2ImmByte | ModRM, em_shld), |
3942 | F(DstMem | SrcReg | Src2CL | ModRM, em_shld), N, N, | |
73fba5f4 | 3943 | /* 0xA8 - 0xAF */ |
1cd196ea | 3944 | I(Stack | Src2GS, em_push_sreg), I(Stack | Src2GS, em_pop_sreg), |
d5ae7ce8 | 3945 | DI(ImplicitOps, rsm), |
11c363ba | 3946 | F(DstMem | SrcReg | ModRM | BitOp | Lock | PageTable, em_bts), |
0bdea068 AK |
3947 | F(DstMem | SrcReg | Src2ImmByte | ModRM, em_shrd), |
3948 | F(DstMem | SrcReg | Src2CL | ModRM, em_shrd), | |
4d758349 | 3949 | D(ModRM), F(DstReg | SrcMem | ModRM, em_imul), |
73fba5f4 | 3950 | /* 0xB0 - 0xB7 */ |
e940b5c2 | 3951 | I2bv(DstMem | SrcReg | ModRM | Lock | PageTable, em_cmpxchg), |
d4b4325f | 3952 | I(DstReg | SrcMemFAddr | ModRM | Src2SS, em_lseg), |
11c363ba | 3953 | F(DstMem | SrcReg | ModRM | BitOp | Lock, em_btr), |
d4b4325f AK |
3954 | I(DstReg | SrcMemFAddr | ModRM | Src2FS, em_lseg), |
3955 | I(DstReg | SrcMemFAddr | ModRM | Src2GS, em_lseg), | |
2adb5ad9 | 3956 | D(DstReg | SrcMem8 | ModRM | Mov), D(DstReg | SrcMem16 | ModRM | Mov), |
73fba5f4 AK |
3957 | /* 0xB8 - 0xBF */ |
3958 | N, N, | |
ce7faab2 | 3959 | G(BitOp, group8), |
11c363ba AK |
3960 | F(DstMem | SrcReg | ModRM | BitOp | Lock | PageTable, em_btc), |
3961 | F(DstReg | SrcMem | ModRM, em_bsf), F(DstReg | SrcMem | ModRM, em_bsr), | |
2adb5ad9 | 3962 | D(DstReg | SrcMem8 | ModRM | Mov), D(DstReg | SrcMem16 | ModRM | Mov), |
9299836e | 3963 | /* 0xC0 - 0xC7 */ |
e47a5f5f | 3964 | F2bv(DstMem | SrcReg | ModRM | SrcWrite | Lock, em_xadd), |
92f738a5 | 3965 | N, D(DstMem | SrcReg | ModRM | Mov), |
73fba5f4 | 3966 | N, N, N, GD(0, &group9), |
9299836e AK |
3967 | /* 0xC8 - 0xCF */ |
3968 | X8(I(DstReg, em_bswap)), | |
73fba5f4 AK |
3969 | /* 0xD0 - 0xDF */ |
3970 | N, N, N, N, N, N, N, N, N, N, N, N, N, N, N, N, | |
3971 | /* 0xE0 - 0xEF */ | |
3972 | N, N, N, N, N, N, N, N, N, N, N, N, N, N, N, N, | |
3973 | /* 0xF0 - 0xFF */ | |
3974 | N, N, N, N, N, N, N, N, N, N, N, N, N, N, N, N | |
3975 | }; | |
3976 | ||
0bc5eedb | 3977 | static const struct gprefix three_byte_0f_38_f0 = { |
84cffe49 | 3978 | I(DstReg | SrcMem | Mov, em_movbe), N, N, N |
0bc5eedb BP |
3979 | }; |
3980 | ||
3981 | static const struct gprefix three_byte_0f_38_f1 = { | |
84cffe49 | 3982 | I(DstMem | SrcReg | Mov, em_movbe), N, N, N |
0bc5eedb BP |
3983 | }; |
3984 | ||
3985 | /* | |
3986 | * Insns below are selected by the prefix which indexed by the third opcode | |
3987 | * byte. | |
3988 | */ | |
3989 | static const struct opcode opcode_map_0f_38[256] = { | |
3990 | /* 0x00 - 0x7f */ | |
3991 | X16(N), X16(N), X16(N), X16(N), X16(N), X16(N), X16(N), X16(N), | |
84cffe49 BP |
3992 | /* 0x80 - 0xef */ |
3993 | X16(N), X16(N), X16(N), X16(N), X16(N), X16(N), X16(N), | |
3994 | /* 0xf0 - 0xf1 */ | |
3995 | GP(EmulateOnUD | ModRM | Prefix, &three_byte_0f_38_f0), | |
3996 | GP(EmulateOnUD | ModRM | Prefix, &three_byte_0f_38_f1), | |
3997 | /* 0xf2 - 0xff */ | |
3998 | N, N, X4(N), X8(N) | |
0bc5eedb BP |
3999 | }; |
4000 | ||
73fba5f4 AK |
4001 | #undef D |
4002 | #undef N | |
4003 | #undef G | |
4004 | #undef GD | |
4005 | #undef I | |
aa97bb48 | 4006 | #undef GP |
01de8b09 | 4007 | #undef EXT |
73fba5f4 | 4008 | |
8d8f4e9f | 4009 | #undef D2bv |
f6511935 | 4010 | #undef D2bvIP |
8d8f4e9f | 4011 | #undef I2bv |
d7841a4b | 4012 | #undef I2bvIP |
d67fc27a | 4013 | #undef I6ALU |
8d8f4e9f | 4014 | |
9dac77fa | 4015 | static unsigned imm_size(struct x86_emulate_ctxt *ctxt) |
39f21ee5 AK |
4016 | { |
4017 | unsigned size; | |
4018 | ||
9dac77fa | 4019 | size = (ctxt->d & ByteOp) ? 1 : ctxt->op_bytes; |
39f21ee5 AK |
4020 | if (size == 8) |
4021 | size = 4; | |
4022 | return size; | |
4023 | } | |
4024 | ||
4025 | static int decode_imm(struct x86_emulate_ctxt *ctxt, struct operand *op, | |
4026 | unsigned size, bool sign_extension) | |
4027 | { | |
39f21ee5 AK |
4028 | int rc = X86EMUL_CONTINUE; |
4029 | ||
4030 | op->type = OP_IMM; | |
4031 | op->bytes = size; | |
9dac77fa | 4032 | op->addr.mem.ea = ctxt->_eip; |
39f21ee5 AK |
4033 | /* NB. Immediates are sign-extended as necessary. */ |
4034 | switch (op->bytes) { | |
4035 | case 1: | |
e85a1085 | 4036 | op->val = insn_fetch(s8, ctxt); |
39f21ee5 AK |
4037 | break; |
4038 | case 2: | |
e85a1085 | 4039 | op->val = insn_fetch(s16, ctxt); |
39f21ee5 AK |
4040 | break; |
4041 | case 4: | |
e85a1085 | 4042 | op->val = insn_fetch(s32, ctxt); |
39f21ee5 | 4043 | break; |
5e2c6883 NA |
4044 | case 8: |
4045 | op->val = insn_fetch(s64, ctxt); | |
4046 | break; | |
39f21ee5 AK |
4047 | } |
4048 | if (!sign_extension) { | |
4049 | switch (op->bytes) { | |
4050 | case 1: | |
4051 | op->val &= 0xff; | |
4052 | break; | |
4053 | case 2: | |
4054 | op->val &= 0xffff; | |
4055 | break; | |
4056 | case 4: | |
4057 | op->val &= 0xffffffff; | |
4058 | break; | |
4059 | } | |
4060 | } | |
4061 | done: | |
4062 | return rc; | |
4063 | } | |
4064 | ||
a9945549 AK |
4065 | static int decode_operand(struct x86_emulate_ctxt *ctxt, struct operand *op, |
4066 | unsigned d) | |
4067 | { | |
4068 | int rc = X86EMUL_CONTINUE; | |
4069 | ||
4070 | switch (d) { | |
4071 | case OpReg: | |
2adb5ad9 | 4072 | decode_register_operand(ctxt, op); |
a9945549 AK |
4073 | break; |
4074 | case OpImmUByte: | |
608aabe3 | 4075 | rc = decode_imm(ctxt, op, 1, false); |
a9945549 AK |
4076 | break; |
4077 | case OpMem: | |
41ddf978 | 4078 | ctxt->memop.bytes = (ctxt->d & ByteOp) ? 1 : ctxt->op_bytes; |
0fe59128 AK |
4079 | mem_common: |
4080 | *op = ctxt->memop; | |
4081 | ctxt->memopp = op; | |
96888977 | 4082 | if (ctxt->d & BitOp) |
a9945549 AK |
4083 | fetch_bit_operand(ctxt); |
4084 | op->orig_val = op->val; | |
4085 | break; | |
41ddf978 | 4086 | case OpMem64: |
aaa05f24 | 4087 | ctxt->memop.bytes = (ctxt->op_bytes == 8) ? 16 : 8; |
41ddf978 | 4088 | goto mem_common; |
a9945549 AK |
4089 | case OpAcc: |
4090 | op->type = OP_REG; | |
4091 | op->bytes = (ctxt->d & ByteOp) ? 1 : ctxt->op_bytes; | |
dd856efa | 4092 | op->addr.reg = reg_rmw(ctxt, VCPU_REGS_RAX); |
a9945549 AK |
4093 | fetch_register_operand(op); |
4094 | op->orig_val = op->val; | |
4095 | break; | |
820207c8 AK |
4096 | case OpAccLo: |
4097 | op->type = OP_REG; | |
4098 | op->bytes = (ctxt->d & ByteOp) ? 2 : ctxt->op_bytes; | |
4099 | op->addr.reg = reg_rmw(ctxt, VCPU_REGS_RAX); | |
4100 | fetch_register_operand(op); | |
4101 | op->orig_val = op->val; | |
4102 | break; | |
4103 | case OpAccHi: | |
4104 | if (ctxt->d & ByteOp) { | |
4105 | op->type = OP_NONE; | |
4106 | break; | |
4107 | } | |
4108 | op->type = OP_REG; | |
4109 | op->bytes = ctxt->op_bytes; | |
4110 | op->addr.reg = reg_rmw(ctxt, VCPU_REGS_RDX); | |
4111 | fetch_register_operand(op); | |
4112 | op->orig_val = op->val; | |
4113 | break; | |
a9945549 AK |
4114 | case OpDI: |
4115 | op->type = OP_MEM; | |
4116 | op->bytes = (ctxt->d & ByteOp) ? 1 : ctxt->op_bytes; | |
4117 | op->addr.mem.ea = | |
dd856efa | 4118 | register_address(ctxt, reg_read(ctxt, VCPU_REGS_RDI)); |
a9945549 AK |
4119 | op->addr.mem.seg = VCPU_SREG_ES; |
4120 | op->val = 0; | |
b3356bf0 | 4121 | op->count = 1; |
a9945549 AK |
4122 | break; |
4123 | case OpDX: | |
4124 | op->type = OP_REG; | |
4125 | op->bytes = 2; | |
dd856efa | 4126 | op->addr.reg = reg_rmw(ctxt, VCPU_REGS_RDX); |
a9945549 AK |
4127 | fetch_register_operand(op); |
4128 | break; | |
4dd6a57d AK |
4129 | case OpCL: |
4130 | op->bytes = 1; | |
dd856efa | 4131 | op->val = reg_read(ctxt, VCPU_REGS_RCX) & 0xff; |
4dd6a57d AK |
4132 | break; |
4133 | case OpImmByte: | |
4134 | rc = decode_imm(ctxt, op, 1, true); | |
4135 | break; | |
4136 | case OpOne: | |
4137 | op->bytes = 1; | |
4138 | op->val = 1; | |
4139 | break; | |
4140 | case OpImm: | |
4141 | rc = decode_imm(ctxt, op, imm_size(ctxt), true); | |
4142 | break; | |
5e2c6883 NA |
4143 | case OpImm64: |
4144 | rc = decode_imm(ctxt, op, ctxt->op_bytes, true); | |
4145 | break; | |
28867cee AK |
4146 | case OpMem8: |
4147 | ctxt->memop.bytes = 1; | |
660696d1 | 4148 | if (ctxt->memop.type == OP_REG) { |
aa9ac1a6 GN |
4149 | ctxt->memop.addr.reg = decode_register(ctxt, |
4150 | ctxt->modrm_rm, true); | |
660696d1 GN |
4151 | fetch_register_operand(&ctxt->memop); |
4152 | } | |
28867cee | 4153 | goto mem_common; |
0fe59128 AK |
4154 | case OpMem16: |
4155 | ctxt->memop.bytes = 2; | |
4156 | goto mem_common; | |
4157 | case OpMem32: | |
4158 | ctxt->memop.bytes = 4; | |
4159 | goto mem_common; | |
4160 | case OpImmU16: | |
4161 | rc = decode_imm(ctxt, op, 2, false); | |
4162 | break; | |
4163 | case OpImmU: | |
4164 | rc = decode_imm(ctxt, op, imm_size(ctxt), false); | |
4165 | break; | |
4166 | case OpSI: | |
4167 | op->type = OP_MEM; | |
4168 | op->bytes = (ctxt->d & ByteOp) ? 1 : ctxt->op_bytes; | |
4169 | op->addr.mem.ea = | |
dd856efa | 4170 | register_address(ctxt, reg_read(ctxt, VCPU_REGS_RSI)); |
0fe59128 AK |
4171 | op->addr.mem.seg = seg_override(ctxt); |
4172 | op->val = 0; | |
b3356bf0 | 4173 | op->count = 1; |
0fe59128 | 4174 | break; |
7fa57952 PB |
4175 | case OpXLat: |
4176 | op->type = OP_MEM; | |
4177 | op->bytes = (ctxt->d & ByteOp) ? 1 : ctxt->op_bytes; | |
4178 | op->addr.mem.ea = | |
4179 | register_address(ctxt, | |
4180 | reg_read(ctxt, VCPU_REGS_RBX) + | |
4181 | (reg_read(ctxt, VCPU_REGS_RAX) & 0xff)); | |
4182 | op->addr.mem.seg = seg_override(ctxt); | |
4183 | op->val = 0; | |
4184 | break; | |
0fe59128 AK |
4185 | case OpImmFAddr: |
4186 | op->type = OP_IMM; | |
4187 | op->addr.mem.ea = ctxt->_eip; | |
4188 | op->bytes = ctxt->op_bytes + 2; | |
4189 | insn_fetch_arr(op->valptr, op->bytes, ctxt); | |
4190 | break; | |
4191 | case OpMemFAddr: | |
4192 | ctxt->memop.bytes = ctxt->op_bytes + 2; | |
4193 | goto mem_common; | |
c191a7a0 AK |
4194 | case OpES: |
4195 | op->val = VCPU_SREG_ES; | |
4196 | break; | |
4197 | case OpCS: | |
4198 | op->val = VCPU_SREG_CS; | |
4199 | break; | |
4200 | case OpSS: | |
4201 | op->val = VCPU_SREG_SS; | |
4202 | break; | |
4203 | case OpDS: | |
4204 | op->val = VCPU_SREG_DS; | |
4205 | break; | |
4206 | case OpFS: | |
4207 | op->val = VCPU_SREG_FS; | |
4208 | break; | |
4209 | case OpGS: | |
4210 | op->val = VCPU_SREG_GS; | |
4211 | break; | |
a9945549 AK |
4212 | case OpImplicit: |
4213 | /* Special instructions do their own operand decoding. */ | |
4214 | default: | |
4215 | op->type = OP_NONE; /* Disable writeback. */ | |
4216 | break; | |
4217 | } | |
4218 | ||
4219 | done: | |
4220 | return rc; | |
4221 | } | |
4222 | ||
ef5d75cc | 4223 | int x86_decode_insn(struct x86_emulate_ctxt *ctxt, void *insn, int insn_len) |
dde7e6d1 | 4224 | { |
dde7e6d1 AK |
4225 | int rc = X86EMUL_CONTINUE; |
4226 | int mode = ctxt->mode; | |
46561646 | 4227 | int def_op_bytes, def_ad_bytes, goffset, simd_prefix; |
0d7cdee8 | 4228 | bool op_prefix = false; |
46561646 | 4229 | struct opcode opcode; |
dde7e6d1 | 4230 | |
f09ed83e AK |
4231 | ctxt->memop.type = OP_NONE; |
4232 | ctxt->memopp = NULL; | |
9dac77fa AK |
4233 | ctxt->_eip = ctxt->eip; |
4234 | ctxt->fetch.start = ctxt->_eip; | |
4235 | ctxt->fetch.end = ctxt->fetch.start + insn_len; | |
1ce19dc1 | 4236 | ctxt->opcode_len = 1; |
dc25e89e | 4237 | if (insn_len > 0) |
9dac77fa | 4238 | memcpy(ctxt->fetch.data, insn, insn_len); |
dde7e6d1 AK |
4239 | |
4240 | switch (mode) { | |
4241 | case X86EMUL_MODE_REAL: | |
4242 | case X86EMUL_MODE_VM86: | |
4243 | case X86EMUL_MODE_PROT16: | |
4244 | def_op_bytes = def_ad_bytes = 2; | |
4245 | break; | |
4246 | case X86EMUL_MODE_PROT32: | |
4247 | def_op_bytes = def_ad_bytes = 4; | |
4248 | break; | |
4249 | #ifdef CONFIG_X86_64 | |
4250 | case X86EMUL_MODE_PROT64: | |
4251 | def_op_bytes = 4; | |
4252 | def_ad_bytes = 8; | |
4253 | break; | |
4254 | #endif | |
4255 | default: | |
1d2887e2 | 4256 | return EMULATION_FAILED; |
dde7e6d1 AK |
4257 | } |
4258 | ||
9dac77fa AK |
4259 | ctxt->op_bytes = def_op_bytes; |
4260 | ctxt->ad_bytes = def_ad_bytes; | |
dde7e6d1 AK |
4261 | |
4262 | /* Legacy prefixes. */ | |
4263 | for (;;) { | |
e85a1085 | 4264 | switch (ctxt->b = insn_fetch(u8, ctxt)) { |
dde7e6d1 | 4265 | case 0x66: /* operand-size override */ |
0d7cdee8 | 4266 | op_prefix = true; |
dde7e6d1 | 4267 | /* switch between 2/4 bytes */ |
9dac77fa | 4268 | ctxt->op_bytes = def_op_bytes ^ 6; |
dde7e6d1 AK |
4269 | break; |
4270 | case 0x67: /* address-size override */ | |
4271 | if (mode == X86EMUL_MODE_PROT64) | |
4272 | /* switch between 4/8 bytes */ | |
9dac77fa | 4273 | ctxt->ad_bytes = def_ad_bytes ^ 12; |
dde7e6d1 AK |
4274 | else |
4275 | /* switch between 2/4 bytes */ | |
9dac77fa | 4276 | ctxt->ad_bytes = def_ad_bytes ^ 6; |
dde7e6d1 AK |
4277 | break; |
4278 | case 0x26: /* ES override */ | |
4279 | case 0x2e: /* CS override */ | |
4280 | case 0x36: /* SS override */ | |
4281 | case 0x3e: /* DS override */ | |
9dac77fa | 4282 | set_seg_override(ctxt, (ctxt->b >> 3) & 3); |
dde7e6d1 AK |
4283 | break; |
4284 | case 0x64: /* FS override */ | |
4285 | case 0x65: /* GS override */ | |
9dac77fa | 4286 | set_seg_override(ctxt, ctxt->b & 7); |
dde7e6d1 AK |
4287 | break; |
4288 | case 0x40 ... 0x4f: /* REX */ | |
4289 | if (mode != X86EMUL_MODE_PROT64) | |
4290 | goto done_prefixes; | |
9dac77fa | 4291 | ctxt->rex_prefix = ctxt->b; |
dde7e6d1 AK |
4292 | continue; |
4293 | case 0xf0: /* LOCK */ | |
9dac77fa | 4294 | ctxt->lock_prefix = 1; |
dde7e6d1 AK |
4295 | break; |
4296 | case 0xf2: /* REPNE/REPNZ */ | |
dde7e6d1 | 4297 | case 0xf3: /* REP/REPE/REPZ */ |
9dac77fa | 4298 | ctxt->rep_prefix = ctxt->b; |
dde7e6d1 AK |
4299 | break; |
4300 | default: | |
4301 | goto done_prefixes; | |
4302 | } | |
4303 | ||
4304 | /* Any legacy prefix after a REX prefix nullifies its effect. */ | |
4305 | ||
9dac77fa | 4306 | ctxt->rex_prefix = 0; |
dde7e6d1 AK |
4307 | } |
4308 | ||
4309 | done_prefixes: | |
4310 | ||
4311 | /* REX prefix. */ | |
9dac77fa AK |
4312 | if (ctxt->rex_prefix & 8) |
4313 | ctxt->op_bytes = 8; /* REX.W */ | |
dde7e6d1 AK |
4314 | |
4315 | /* Opcode byte(s). */ | |
9dac77fa | 4316 | opcode = opcode_table[ctxt->b]; |
d3ad6243 | 4317 | /* Two-byte opcode? */ |
9dac77fa | 4318 | if (ctxt->b == 0x0f) { |
1ce19dc1 | 4319 | ctxt->opcode_len = 2; |
e85a1085 | 4320 | ctxt->b = insn_fetch(u8, ctxt); |
9dac77fa | 4321 | opcode = twobyte_table[ctxt->b]; |
0bc5eedb BP |
4322 | |
4323 | /* 0F_38 opcode map */ | |
4324 | if (ctxt->b == 0x38) { | |
4325 | ctxt->opcode_len = 3; | |
4326 | ctxt->b = insn_fetch(u8, ctxt); | |
4327 | opcode = opcode_map_0f_38[ctxt->b]; | |
4328 | } | |
dde7e6d1 | 4329 | } |
9dac77fa | 4330 | ctxt->d = opcode.flags; |
dde7e6d1 | 4331 | |
9f4260e7 TY |
4332 | if (ctxt->d & ModRM) |
4333 | ctxt->modrm = insn_fetch(u8, ctxt); | |
4334 | ||
7fe864dc NA |
4335 | /* vex-prefix instructions are not implemented */ |
4336 | if (ctxt->opcode_len == 1 && (ctxt->b == 0xc5 || ctxt->b == 0xc4) && | |
4337 | (mode == X86EMUL_MODE_PROT64 || | |
4338 | (mode >= X86EMUL_MODE_PROT16 && (ctxt->modrm & 0x80)))) { | |
4339 | ctxt->d = NotImpl; | |
4340 | } | |
4341 | ||
9dac77fa AK |
4342 | while (ctxt->d & GroupMask) { |
4343 | switch (ctxt->d & GroupMask) { | |
46561646 | 4344 | case Group: |
9dac77fa | 4345 | goffset = (ctxt->modrm >> 3) & 7; |
46561646 AK |
4346 | opcode = opcode.u.group[goffset]; |
4347 | break; | |
4348 | case GroupDual: | |
9dac77fa AK |
4349 | goffset = (ctxt->modrm >> 3) & 7; |
4350 | if ((ctxt->modrm >> 6) == 3) | |
46561646 AK |
4351 | opcode = opcode.u.gdual->mod3[goffset]; |
4352 | else | |
4353 | opcode = opcode.u.gdual->mod012[goffset]; | |
4354 | break; | |
4355 | case RMExt: | |
9dac77fa | 4356 | goffset = ctxt->modrm & 7; |
01de8b09 | 4357 | opcode = opcode.u.group[goffset]; |
46561646 AK |
4358 | break; |
4359 | case Prefix: | |
9dac77fa | 4360 | if (ctxt->rep_prefix && op_prefix) |
1d2887e2 | 4361 | return EMULATION_FAILED; |
9dac77fa | 4362 | simd_prefix = op_prefix ? 0x66 : ctxt->rep_prefix; |
46561646 AK |
4363 | switch (simd_prefix) { |
4364 | case 0x00: opcode = opcode.u.gprefix->pfx_no; break; | |
4365 | case 0x66: opcode = opcode.u.gprefix->pfx_66; break; | |
4366 | case 0xf2: opcode = opcode.u.gprefix->pfx_f2; break; | |
4367 | case 0xf3: opcode = opcode.u.gprefix->pfx_f3; break; | |
4368 | } | |
4369 | break; | |
045a282c GN |
4370 | case Escape: |
4371 | if (ctxt->modrm > 0xbf) | |
4372 | opcode = opcode.u.esc->high[ctxt->modrm - 0xc0]; | |
4373 | else | |
4374 | opcode = opcode.u.esc->op[(ctxt->modrm >> 3) & 7]; | |
4375 | break; | |
46561646 | 4376 | default: |
1d2887e2 | 4377 | return EMULATION_FAILED; |
0d7cdee8 | 4378 | } |
46561646 | 4379 | |
b1ea50b2 | 4380 | ctxt->d &= ~(u64)GroupMask; |
9dac77fa | 4381 | ctxt->d |= opcode.flags; |
0d7cdee8 AK |
4382 | } |
4383 | ||
9dac77fa AK |
4384 | ctxt->execute = opcode.u.execute; |
4385 | ctxt->check_perm = opcode.check_perm; | |
4386 | ctxt->intercept = opcode.intercept; | |
dde7e6d1 AK |
4387 | |
4388 | /* Unrecognised? */ | |
1146a78b | 4389 | if (ctxt->d == 0 || (ctxt->d & NotImpl)) |
1d2887e2 | 4390 | return EMULATION_FAILED; |
dde7e6d1 | 4391 | |
b51e974f | 4392 | if (!(ctxt->d & EmulateOnUD) && ctxt->ud) |
1d2887e2 | 4393 | return EMULATION_FAILED; |
d867162c | 4394 | |
9dac77fa AK |
4395 | if (mode == X86EMUL_MODE_PROT64 && (ctxt->d & Stack)) |
4396 | ctxt->op_bytes = 8; | |
dde7e6d1 | 4397 | |
9dac77fa | 4398 | if (ctxt->d & Op3264) { |
7f9b4b75 | 4399 | if (mode == X86EMUL_MODE_PROT64) |
9dac77fa | 4400 | ctxt->op_bytes = 8; |
7f9b4b75 | 4401 | else |
9dac77fa | 4402 | ctxt->op_bytes = 4; |
7f9b4b75 AK |
4403 | } |
4404 | ||
9dac77fa AK |
4405 | if (ctxt->d & Sse) |
4406 | ctxt->op_bytes = 16; | |
cbe2c9d3 AK |
4407 | else if (ctxt->d & Mmx) |
4408 | ctxt->op_bytes = 8; | |
1253791d | 4409 | |
dde7e6d1 | 4410 | /* ModRM and SIB bytes. */ |
9dac77fa | 4411 | if (ctxt->d & ModRM) { |
f09ed83e | 4412 | rc = decode_modrm(ctxt, &ctxt->memop); |
9dac77fa AK |
4413 | if (!ctxt->has_seg_override) |
4414 | set_seg_override(ctxt, ctxt->modrm_seg); | |
4415 | } else if (ctxt->d & MemAbs) | |
f09ed83e | 4416 | rc = decode_abs(ctxt, &ctxt->memop); |
dde7e6d1 AK |
4417 | if (rc != X86EMUL_CONTINUE) |
4418 | goto done; | |
4419 | ||
9dac77fa AK |
4420 | if (!ctxt->has_seg_override) |
4421 | set_seg_override(ctxt, VCPU_SREG_DS); | |
dde7e6d1 | 4422 | |
f09ed83e | 4423 | ctxt->memop.addr.mem.seg = seg_override(ctxt); |
dde7e6d1 | 4424 | |
f09ed83e AK |
4425 | if (ctxt->memop.type == OP_MEM && ctxt->ad_bytes != 8) |
4426 | ctxt->memop.addr.mem.ea = (u32)ctxt->memop.addr.mem.ea; | |
dde7e6d1 | 4427 | |
dde7e6d1 AK |
4428 | /* |
4429 | * Decode and fetch the source operand: register, memory | |
4430 | * or immediate. | |
4431 | */ | |
0fe59128 | 4432 | rc = decode_operand(ctxt, &ctxt->src, (ctxt->d >> SrcShift) & OpMask); |
39f21ee5 AK |
4433 | if (rc != X86EMUL_CONTINUE) |
4434 | goto done; | |
4435 | ||
dde7e6d1 AK |
4436 | /* |
4437 | * Decode and fetch the second source operand: register, memory | |
4438 | * or immediate. | |
4439 | */ | |
4dd6a57d | 4440 | rc = decode_operand(ctxt, &ctxt->src2, (ctxt->d >> Src2Shift) & OpMask); |
39f21ee5 AK |
4441 | if (rc != X86EMUL_CONTINUE) |
4442 | goto done; | |
4443 | ||
dde7e6d1 | 4444 | /* Decode and fetch the destination operand: register or memory. */ |
a9945549 | 4445 | rc = decode_operand(ctxt, &ctxt->dst, (ctxt->d >> DstShift) & OpMask); |
dde7e6d1 AK |
4446 | |
4447 | done: | |
f09ed83e AK |
4448 | if (ctxt->memopp && ctxt->memopp->type == OP_MEM && ctxt->rip_relative) |
4449 | ctxt->memopp->addr.mem.ea += ctxt->_eip; | |
cb16c348 | 4450 | |
1d2887e2 | 4451 | return (rc != X86EMUL_CONTINUE) ? EMULATION_FAILED : EMULATION_OK; |
dde7e6d1 AK |
4452 | } |
4453 | ||
1cb3f3ae XG |
4454 | bool x86_page_table_writing_insn(struct x86_emulate_ctxt *ctxt) |
4455 | { | |
4456 | return ctxt->d & PageTable; | |
4457 | } | |
4458 | ||
3e2f65d5 GN |
4459 | static bool string_insn_completed(struct x86_emulate_ctxt *ctxt) |
4460 | { | |
3e2f65d5 GN |
4461 | /* The second termination condition only applies for REPE |
4462 | * and REPNE. Test if the repeat string operation prefix is | |
4463 | * REPE/REPZ or REPNE/REPNZ and if it's the case it tests the | |
4464 | * corresponding termination condition according to: | |
4465 | * - if REPE/REPZ and ZF = 0 then done | |
4466 | * - if REPNE/REPNZ and ZF = 1 then done | |
4467 | */ | |
9dac77fa AK |
4468 | if (((ctxt->b == 0xa6) || (ctxt->b == 0xa7) || |
4469 | (ctxt->b == 0xae) || (ctxt->b == 0xaf)) | |
4470 | && (((ctxt->rep_prefix == REPE_PREFIX) && | |
3e2f65d5 | 4471 | ((ctxt->eflags & EFLG_ZF) == 0)) |
9dac77fa | 4472 | || ((ctxt->rep_prefix == REPNE_PREFIX) && |
3e2f65d5 GN |
4473 | ((ctxt->eflags & EFLG_ZF) == EFLG_ZF)))) |
4474 | return true; | |
4475 | ||
4476 | return false; | |
4477 | } | |
4478 | ||
cbe2c9d3 AK |
4479 | static int flush_pending_x87_faults(struct x86_emulate_ctxt *ctxt) |
4480 | { | |
4481 | bool fault = false; | |
4482 | ||
4483 | ctxt->ops->get_fpu(ctxt); | |
4484 | asm volatile("1: fwait \n\t" | |
4485 | "2: \n\t" | |
4486 | ".pushsection .fixup,\"ax\" \n\t" | |
4487 | "3: \n\t" | |
4488 | "movb $1, %[fault] \n\t" | |
4489 | "jmp 2b \n\t" | |
4490 | ".popsection \n\t" | |
4491 | _ASM_EXTABLE(1b, 3b) | |
38e8a2dd | 4492 | : [fault]"+qm"(fault)); |
cbe2c9d3 AK |
4493 | ctxt->ops->put_fpu(ctxt); |
4494 | ||
4495 | if (unlikely(fault)) | |
4496 | return emulate_exception(ctxt, MF_VECTOR, 0, false); | |
4497 | ||
4498 | return X86EMUL_CONTINUE; | |
4499 | } | |
4500 | ||
4501 | static void fetch_possible_mmx_operand(struct x86_emulate_ctxt *ctxt, | |
4502 | struct operand *op) | |
4503 | { | |
4504 | if (op->type == OP_MM) | |
4505 | read_mmx_reg(ctxt, &op->mm_val, op->addr.mm); | |
4506 | } | |
4507 | ||
e28bbd44 AK |
4508 | static int fastop(struct x86_emulate_ctxt *ctxt, void (*fop)(struct fastop *)) |
4509 | { | |
4510 | ulong flags = (ctxt->eflags & EFLAGS_MASK) | X86_EFLAGS_IF; | |
b9fa409b AK |
4511 | if (!(ctxt->d & ByteOp)) |
4512 | fop += __ffs(ctxt->dst.bytes) * FASTOP_SIZE; | |
e28bbd44 | 4513 | asm("push %[flags]; popf; call *%[fastop]; pushf; pop %[flags]\n" |
b8c0b6ae AK |
4514 | : "+a"(ctxt->dst.val), "+d"(ctxt->src.val), [flags]"+D"(flags), |
4515 | [fastop]"+S"(fop) | |
4516 | : "c"(ctxt->src2.val)); | |
e28bbd44 | 4517 | ctxt->eflags = (ctxt->eflags & ~EFLAGS_MASK) | (flags & EFLAGS_MASK); |
b8c0b6ae AK |
4518 | if (!fop) /* exception is returned in fop variable */ |
4519 | return emulate_de(ctxt); | |
e28bbd44 AK |
4520 | return X86EMUL_CONTINUE; |
4521 | } | |
dd856efa | 4522 | |
7b105ca2 | 4523 | int x86_emulate_insn(struct x86_emulate_ctxt *ctxt) |
8b4caf66 | 4524 | { |
0225fb50 | 4525 | const struct x86_emulate_ops *ops = ctxt->ops; |
1b30eaa8 | 4526 | int rc = X86EMUL_CONTINUE; |
9dac77fa | 4527 | int saved_dst_type = ctxt->dst.type; |
8b4caf66 | 4528 | |
9dac77fa | 4529 | ctxt->mem_read.pos = 0; |
310b5d30 | 4530 | |
1146a78b GN |
4531 | if ((ctxt->mode == X86EMUL_MODE_PROT64 && (ctxt->d & No64)) || |
4532 | (ctxt->d & Undefined)) { | |
35d3d4a1 | 4533 | rc = emulate_ud(ctxt); |
1161624f GN |
4534 | goto done; |
4535 | } | |
4536 | ||
d380a5e4 | 4537 | /* LOCK prefix is allowed only with some instructions */ |
9dac77fa | 4538 | if (ctxt->lock_prefix && (!(ctxt->d & Lock) || ctxt->dst.type != OP_MEM)) { |
35d3d4a1 | 4539 | rc = emulate_ud(ctxt); |
d380a5e4 GN |
4540 | goto done; |
4541 | } | |
4542 | ||
9dac77fa | 4543 | if ((ctxt->d & SrcMask) == SrcMemFAddr && ctxt->src.type != OP_MEM) { |
35d3d4a1 | 4544 | rc = emulate_ud(ctxt); |
081bca0e AK |
4545 | goto done; |
4546 | } | |
4547 | ||
cbe2c9d3 AK |
4548 | if (((ctxt->d & (Sse|Mmx)) && ((ops->get_cr(ctxt, 0) & X86_CR0_EM))) |
4549 | || ((ctxt->d & Sse) && !(ops->get_cr(ctxt, 4) & X86_CR4_OSFXSR))) { | |
1253791d AK |
4550 | rc = emulate_ud(ctxt); |
4551 | goto done; | |
4552 | } | |
4553 | ||
cbe2c9d3 | 4554 | if ((ctxt->d & (Sse|Mmx)) && (ops->get_cr(ctxt, 0) & X86_CR0_TS)) { |
1253791d AK |
4555 | rc = emulate_nm(ctxt); |
4556 | goto done; | |
4557 | } | |
4558 | ||
cbe2c9d3 AK |
4559 | if (ctxt->d & Mmx) { |
4560 | rc = flush_pending_x87_faults(ctxt); | |
4561 | if (rc != X86EMUL_CONTINUE) | |
4562 | goto done; | |
4563 | /* | |
4564 | * Now that we know the fpu is exception safe, we can fetch | |
4565 | * operands from it. | |
4566 | */ | |
4567 | fetch_possible_mmx_operand(ctxt, &ctxt->src); | |
4568 | fetch_possible_mmx_operand(ctxt, &ctxt->src2); | |
4569 | if (!(ctxt->d & Mov)) | |
4570 | fetch_possible_mmx_operand(ctxt, &ctxt->dst); | |
4571 | } | |
4572 | ||
9dac77fa AK |
4573 | if (unlikely(ctxt->guest_mode) && ctxt->intercept) { |
4574 | rc = emulator_check_intercept(ctxt, ctxt->intercept, | |
8a76d7f2 | 4575 | X86_ICPT_PRE_EXCEPT); |
c4f035c6 AK |
4576 | if (rc != X86EMUL_CONTINUE) |
4577 | goto done; | |
4578 | } | |
4579 | ||
e92805ac | 4580 | /* Privileged instruction can be executed only in CPL=0 */ |
9dac77fa | 4581 | if ((ctxt->d & Priv) && ops->cpl(ctxt)) { |
35d3d4a1 | 4582 | rc = emulate_gp(ctxt, 0); |
e92805ac GN |
4583 | goto done; |
4584 | } | |
4585 | ||
8ea7d6ae | 4586 | /* Instruction can only be executed in protected mode */ |
9d1b39a9 | 4587 | if ((ctxt->d & Prot) && ctxt->mode < X86EMUL_MODE_PROT16) { |
8ea7d6ae JR |
4588 | rc = emulate_ud(ctxt); |
4589 | goto done; | |
4590 | } | |
4591 | ||
d09beabd | 4592 | /* Do instruction specific permission checks */ |
9dac77fa AK |
4593 | if (ctxt->check_perm) { |
4594 | rc = ctxt->check_perm(ctxt); | |
d09beabd JR |
4595 | if (rc != X86EMUL_CONTINUE) |
4596 | goto done; | |
4597 | } | |
4598 | ||
9dac77fa AK |
4599 | if (unlikely(ctxt->guest_mode) && ctxt->intercept) { |
4600 | rc = emulator_check_intercept(ctxt, ctxt->intercept, | |
8a76d7f2 | 4601 | X86_ICPT_POST_EXCEPT); |
c4f035c6 AK |
4602 | if (rc != X86EMUL_CONTINUE) |
4603 | goto done; | |
4604 | } | |
4605 | ||
9dac77fa | 4606 | if (ctxt->rep_prefix && (ctxt->d & String)) { |
b9fa9d6b | 4607 | /* All REP prefixes have the same first termination condition */ |
dd856efa | 4608 | if (address_mask(ctxt, reg_read(ctxt, VCPU_REGS_RCX)) == 0) { |
9dac77fa | 4609 | ctxt->eip = ctxt->_eip; |
b9fa9d6b AK |
4610 | goto done; |
4611 | } | |
b9fa9d6b AK |
4612 | } |
4613 | ||
9dac77fa AK |
4614 | if ((ctxt->src.type == OP_MEM) && !(ctxt->d & NoAccess)) { |
4615 | rc = segmented_read(ctxt, ctxt->src.addr.mem, | |
4616 | ctxt->src.valptr, ctxt->src.bytes); | |
b60d513c | 4617 | if (rc != X86EMUL_CONTINUE) |
8b4caf66 | 4618 | goto done; |
9dac77fa | 4619 | ctxt->src.orig_val64 = ctxt->src.val64; |
8b4caf66 LV |
4620 | } |
4621 | ||
9dac77fa AK |
4622 | if (ctxt->src2.type == OP_MEM) { |
4623 | rc = segmented_read(ctxt, ctxt->src2.addr.mem, | |
4624 | &ctxt->src2.val, ctxt->src2.bytes); | |
e35b7b9c GN |
4625 | if (rc != X86EMUL_CONTINUE) |
4626 | goto done; | |
4627 | } | |
4628 | ||
9dac77fa | 4629 | if ((ctxt->d & DstMask) == ImplicitOps) |
8b4caf66 LV |
4630 | goto special_insn; |
4631 | ||
4632 | ||
9dac77fa | 4633 | if ((ctxt->dst.type == OP_MEM) && !(ctxt->d & Mov)) { |
69f55cb1 | 4634 | /* optimisation - avoid slow emulated read if Mov */ |
9dac77fa AK |
4635 | rc = segmented_read(ctxt, ctxt->dst.addr.mem, |
4636 | &ctxt->dst.val, ctxt->dst.bytes); | |
69f55cb1 GN |
4637 | if (rc != X86EMUL_CONTINUE) |
4638 | goto done; | |
038e51de | 4639 | } |
9dac77fa | 4640 | ctxt->dst.orig_val = ctxt->dst.val; |
038e51de | 4641 | |
018a98db AK |
4642 | special_insn: |
4643 | ||
9dac77fa AK |
4644 | if (unlikely(ctxt->guest_mode) && ctxt->intercept) { |
4645 | rc = emulator_check_intercept(ctxt, ctxt->intercept, | |
8a76d7f2 | 4646 | X86_ICPT_POST_MEMACCESS); |
c4f035c6 AK |
4647 | if (rc != X86EMUL_CONTINUE) |
4648 | goto done; | |
4649 | } | |
4650 | ||
9dac77fa | 4651 | if (ctxt->execute) { |
e28bbd44 AK |
4652 | if (ctxt->d & Fastop) { |
4653 | void (*fop)(struct fastop *) = (void *)ctxt->execute; | |
4654 | rc = fastop(ctxt, fop); | |
4655 | if (rc != X86EMUL_CONTINUE) | |
4656 | goto done; | |
4657 | goto writeback; | |
4658 | } | |
9dac77fa | 4659 | rc = ctxt->execute(ctxt); |
ef65c889 AK |
4660 | if (rc != X86EMUL_CONTINUE) |
4661 | goto done; | |
4662 | goto writeback; | |
4663 | } | |
4664 | ||
1ce19dc1 | 4665 | if (ctxt->opcode_len == 2) |
6aa8b732 | 4666 | goto twobyte_insn; |
0bc5eedb BP |
4667 | else if (ctxt->opcode_len == 3) |
4668 | goto threebyte_insn; | |
6aa8b732 | 4669 | |
9dac77fa | 4670 | switch (ctxt->b) { |
6aa8b732 | 4671 | case 0x63: /* movsxd */ |
8b4caf66 | 4672 | if (ctxt->mode != X86EMUL_MODE_PROT64) |
6aa8b732 | 4673 | goto cannot_emulate; |
9dac77fa | 4674 | ctxt->dst.val = (s32) ctxt->src.val; |
6aa8b732 | 4675 | break; |
b2833e3c | 4676 | case 0x70 ... 0x7f: /* jcc (short) */ |
9dac77fa AK |
4677 | if (test_cc(ctxt->b, ctxt->eflags)) |
4678 | jmp_rel(ctxt, ctxt->src.val); | |
018a98db | 4679 | break; |
7e0b54b1 | 4680 | case 0x8d: /* lea r16/r32, m */ |
9dac77fa | 4681 | ctxt->dst.val = ctxt->src.addr.mem.ea; |
7e0b54b1 | 4682 | break; |
3d9e77df | 4683 | case 0x90 ... 0x97: /* nop / xchg reg, rax */ |
dd856efa | 4684 | if (ctxt->dst.addr.reg == reg_rmw(ctxt, VCPU_REGS_RAX)) |
34698d8c | 4685 | break; |
e4f973ae TY |
4686 | rc = em_xchg(ctxt); |
4687 | break; | |
e8b6fa70 | 4688 | case 0x98: /* cbw/cwde/cdqe */ |
9dac77fa AK |
4689 | switch (ctxt->op_bytes) { |
4690 | case 2: ctxt->dst.val = (s8)ctxt->dst.val; break; | |
4691 | case 4: ctxt->dst.val = (s16)ctxt->dst.val; break; | |
4692 | case 8: ctxt->dst.val = (s32)ctxt->dst.val; break; | |
e8b6fa70 WY |
4693 | } |
4694 | break; | |
6e154e56 | 4695 | case 0xcc: /* int3 */ |
5c5df76b TY |
4696 | rc = emulate_int(ctxt, 3); |
4697 | break; | |
6e154e56 | 4698 | case 0xcd: /* int n */ |
9dac77fa | 4699 | rc = emulate_int(ctxt, ctxt->src.val); |
6e154e56 MG |
4700 | break; |
4701 | case 0xce: /* into */ | |
5c5df76b TY |
4702 | if (ctxt->eflags & EFLG_OF) |
4703 | rc = emulate_int(ctxt, 4); | |
6e154e56 | 4704 | break; |
1a52e051 | 4705 | case 0xe9: /* jmp rel */ |
db5b0762 | 4706 | case 0xeb: /* jmp rel short */ |
9dac77fa AK |
4707 | jmp_rel(ctxt, ctxt->src.val); |
4708 | ctxt->dst.type = OP_NONE; /* Disable writeback. */ | |
1a52e051 | 4709 | break; |
111de5d6 | 4710 | case 0xf4: /* hlt */ |
6c3287f7 | 4711 | ctxt->ops->halt(ctxt); |
19fdfa0d | 4712 | break; |
111de5d6 AK |
4713 | case 0xf5: /* cmc */ |
4714 | /* complement carry flag from eflags reg */ | |
4715 | ctxt->eflags ^= EFLG_CF; | |
111de5d6 AK |
4716 | break; |
4717 | case 0xf8: /* clc */ | |
4718 | ctxt->eflags &= ~EFLG_CF; | |
111de5d6 | 4719 | break; |
8744aa9a MG |
4720 | case 0xf9: /* stc */ |
4721 | ctxt->eflags |= EFLG_CF; | |
4722 | break; | |
fb4616f4 MG |
4723 | case 0xfc: /* cld */ |
4724 | ctxt->eflags &= ~EFLG_DF; | |
fb4616f4 MG |
4725 | break; |
4726 | case 0xfd: /* std */ | |
4727 | ctxt->eflags |= EFLG_DF; | |
fb4616f4 | 4728 | break; |
91269b8f AK |
4729 | default: |
4730 | goto cannot_emulate; | |
6aa8b732 | 4731 | } |
018a98db | 4732 | |
7d9ddaed AK |
4733 | if (rc != X86EMUL_CONTINUE) |
4734 | goto done; | |
4735 | ||
018a98db | 4736 | writeback: |
fb32b1ed AK |
4737 | if (!(ctxt->d & NoWrite)) { |
4738 | rc = writeback(ctxt, &ctxt->dst); | |
4739 | if (rc != X86EMUL_CONTINUE) | |
4740 | goto done; | |
4741 | } | |
4742 | if (ctxt->d & SrcWrite) { | |
4743 | BUG_ON(ctxt->src.type == OP_MEM || ctxt->src.type == OP_MEM_STR); | |
4744 | rc = writeback(ctxt, &ctxt->src); | |
4745 | if (rc != X86EMUL_CONTINUE) | |
4746 | goto done; | |
4747 | } | |
018a98db | 4748 | |
5cd21917 GN |
4749 | /* |
4750 | * restore dst type in case the decoding will be reused | |
4751 | * (happens for string instruction ) | |
4752 | */ | |
9dac77fa | 4753 | ctxt->dst.type = saved_dst_type; |
5cd21917 | 4754 | |
9dac77fa | 4755 | if ((ctxt->d & SrcMask) == SrcSI) |
f3bd64c6 | 4756 | string_addr_inc(ctxt, VCPU_REGS_RSI, &ctxt->src); |
a682e354 | 4757 | |
9dac77fa | 4758 | if ((ctxt->d & DstMask) == DstDI) |
f3bd64c6 | 4759 | string_addr_inc(ctxt, VCPU_REGS_RDI, &ctxt->dst); |
d9271123 | 4760 | |
9dac77fa | 4761 | if (ctxt->rep_prefix && (ctxt->d & String)) { |
b3356bf0 | 4762 | unsigned int count; |
9dac77fa | 4763 | struct read_cache *r = &ctxt->io_read; |
b3356bf0 GN |
4764 | if ((ctxt->d & SrcMask) == SrcSI) |
4765 | count = ctxt->src.count; | |
4766 | else | |
4767 | count = ctxt->dst.count; | |
4768 | register_address_increment(ctxt, reg_rmw(ctxt, VCPU_REGS_RCX), | |
4769 | -count); | |
3e2f65d5 | 4770 | |
d2ddd1c4 GN |
4771 | if (!string_insn_completed(ctxt)) { |
4772 | /* | |
4773 | * Re-enter guest when pio read ahead buffer is empty | |
4774 | * or, if it is not used, after each 1024 iteration. | |
4775 | */ | |
dd856efa | 4776 | if ((r->end != 0 || reg_read(ctxt, VCPU_REGS_RCX) & 0x3ff) && |
d2ddd1c4 GN |
4777 | (r->end == 0 || r->end != r->pos)) { |
4778 | /* | |
4779 | * Reset read cache. Usually happens before | |
4780 | * decode, but since instruction is restarted | |
4781 | * we have to do it here. | |
4782 | */ | |
9dac77fa | 4783 | ctxt->mem_read.end = 0; |
dd856efa | 4784 | writeback_registers(ctxt); |
d2ddd1c4 GN |
4785 | return EMULATION_RESTART; |
4786 | } | |
4787 | goto done; /* skip rip writeback */ | |
0fa6ccbd | 4788 | } |
5cd21917 | 4789 | } |
d2ddd1c4 | 4790 | |
9dac77fa | 4791 | ctxt->eip = ctxt->_eip; |
018a98db AK |
4792 | |
4793 | done: | |
da9cb575 AK |
4794 | if (rc == X86EMUL_PROPAGATE_FAULT) |
4795 | ctxt->have_exception = true; | |
775fde86 JR |
4796 | if (rc == X86EMUL_INTERCEPTED) |
4797 | return EMULATION_INTERCEPTED; | |
4798 | ||
dd856efa AK |
4799 | if (rc == X86EMUL_CONTINUE) |
4800 | writeback_registers(ctxt); | |
4801 | ||
d2ddd1c4 | 4802 | return (rc == X86EMUL_UNHANDLEABLE) ? EMULATION_FAILED : EMULATION_OK; |
6aa8b732 AK |
4803 | |
4804 | twobyte_insn: | |
9dac77fa | 4805 | switch (ctxt->b) { |
018a98db | 4806 | case 0x09: /* wbinvd */ |
cfb22375 | 4807 | (ctxt->ops->wbinvd)(ctxt); |
f5f48ee1 SY |
4808 | break; |
4809 | case 0x08: /* invd */ | |
018a98db AK |
4810 | case 0x0d: /* GrpP (prefetch) */ |
4811 | case 0x18: /* Grp16 (prefetch/nop) */ | |
103f98ea | 4812 | case 0x1f: /* nop */ |
018a98db AK |
4813 | break; |
4814 | case 0x20: /* mov cr, reg */ | |
9dac77fa | 4815 | ctxt->dst.val = ops->get_cr(ctxt, ctxt->modrm_reg); |
018a98db | 4816 | break; |
6aa8b732 | 4817 | case 0x21: /* mov from dr to reg */ |
9dac77fa | 4818 | ops->get_dr(ctxt, ctxt->modrm_reg, &ctxt->dst.val); |
6aa8b732 | 4819 | break; |
6aa8b732 | 4820 | case 0x40 ... 0x4f: /* cmov */ |
9dac77fa AK |
4821 | ctxt->dst.val = ctxt->dst.orig_val = ctxt->src.val; |
4822 | if (!test_cc(ctxt->b, ctxt->eflags)) | |
4823 | ctxt->dst.type = OP_NONE; /* no writeback */ | |
6aa8b732 | 4824 | break; |
b2833e3c | 4825 | case 0x80 ... 0x8f: /* jnz rel, etc*/ |
9dac77fa AK |
4826 | if (test_cc(ctxt->b, ctxt->eflags)) |
4827 | jmp_rel(ctxt, ctxt->src.val); | |
018a98db | 4828 | break; |
ee45b58e | 4829 | case 0x90 ... 0x9f: /* setcc r/m8 */ |
9dac77fa | 4830 | ctxt->dst.val = test_cc(ctxt->b, ctxt->eflags); |
ee45b58e | 4831 | break; |
2a7c5b8b GC |
4832 | case 0xae: /* clflush */ |
4833 | break; | |
6aa8b732 | 4834 | case 0xb6 ... 0xb7: /* movzx */ |
9dac77fa | 4835 | ctxt->dst.bytes = ctxt->op_bytes; |
361cad2b | 4836 | ctxt->dst.val = (ctxt->src.bytes == 1) ? (u8) ctxt->src.val |
9dac77fa | 4837 | : (u16) ctxt->src.val; |
6aa8b732 | 4838 | break; |
6aa8b732 | 4839 | case 0xbe ... 0xbf: /* movsx */ |
9dac77fa | 4840 | ctxt->dst.bytes = ctxt->op_bytes; |
361cad2b | 4841 | ctxt->dst.val = (ctxt->src.bytes == 1) ? (s8) ctxt->src.val : |
9dac77fa | 4842 | (s16) ctxt->src.val; |
6aa8b732 | 4843 | break; |
a012e65a | 4844 | case 0xc3: /* movnti */ |
9dac77fa | 4845 | ctxt->dst.bytes = ctxt->op_bytes; |
3b32004a NA |
4846 | ctxt->dst.val = (ctxt->op_bytes == 8) ? (u64) ctxt->src.val : |
4847 | (u32) ctxt->src.val; | |
a012e65a | 4848 | break; |
91269b8f AK |
4849 | default: |
4850 | goto cannot_emulate; | |
6aa8b732 | 4851 | } |
7d9ddaed | 4852 | |
0bc5eedb BP |
4853 | threebyte_insn: |
4854 | ||
7d9ddaed AK |
4855 | if (rc != X86EMUL_CONTINUE) |
4856 | goto done; | |
4857 | ||
6aa8b732 AK |
4858 | goto writeback; |
4859 | ||
4860 | cannot_emulate: | |
a0c0ab2f | 4861 | return EMULATION_FAILED; |
6aa8b732 | 4862 | } |
dd856efa AK |
4863 | |
4864 | void emulator_invalidate_register_cache(struct x86_emulate_ctxt *ctxt) | |
4865 | { | |
4866 | invalidate_registers(ctxt); | |
4867 | } | |
4868 | ||
4869 | void emulator_writeback_register_cache(struct x86_emulate_ctxt *ctxt) | |
4870 | { | |
4871 | writeback_registers(ctxt); | |
4872 | } |