]> git.proxmox.com Git - mirror_ubuntu-bionic-kernel.git/blame - arch/x86/kvm/irq.h
KVM: x86: disallow multiple KVM_CREATE_IRQCHIP
[mirror_ubuntu-bionic-kernel.git] / arch / x86 / kvm / irq.h
CommitLineData
85f455f7
ED
1/*
2 * irq.h: in kernel interrupt controller related definitions
3 * Copyright (c) 2007, Intel Corporation.
4 *
5 * This program is free software; you can redistribute it and/or modify it
6 * under the terms and conditions of the GNU General Public License,
7 * version 2, as published by the Free Software Foundation.
8 *
9 * This program is distributed in the hope it will be useful, but WITHOUT
10 * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
11 * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
12 * more details.
13 *
14 * You should have received a copy of the GNU General Public License along with
15 * this program; if not, write to the Free Software Foundation, Inc., 59 Temple
16 * Place - Suite 330, Boston, MA 02111-1307 USA.
17 * Authors:
18 * Yaozu (Eddie) Dong <Eddie.dong@intel.com>
19 *
20 */
21
22#ifndef __IRQ_H
23#define __IRQ_H
24
e01a1b57
HB
25#include <linux/mm_types.h>
26#include <linux/hrtimer.h>
edf88417 27#include <linux/kvm_host.h>
3f353858 28#include <linux/spinlock.h>
82470196 29
e2174021 30#include "iodev.h"
82470196
ZX
31#include "ioapic.h"
32#include "lapic.h"
85f455f7 33
c65bbfa1 34#define PIC_NUM_PINS 16
44882eed
MT
35#define SELECT_PIC(irq) \
36 ((irq) < 8 ? KVM_IRQCHIP_PIC_MASTER : KVM_IRQCHIP_PIC_SLAVE)
c65bbfa1 37
e01a1b57
HB
38struct kvm;
39struct kvm_vcpu;
40
85f455f7
ED
41typedef void irq_request_func(void *opaque, int level);
42
85f455f7
ED
43struct kvm_kpic_state {
44 u8 last_irr; /* edge detection */
45 u8 irr; /* interrupt request register */
46 u8 imr; /* interrupt mask register */
47 u8 isr; /* interrupt service register */
e4825800 48 u8 isr_ack; /* interrupt ack detection */
85f455f7
ED
49 u8 priority_add; /* highest irq priority */
50 u8 irq_base;
51 u8 read_reg_select;
52 u8 poll;
53 u8 special_mask;
54 u8 init_state;
55 u8 auto_eoi;
56 u8 rotate_on_auto_eoi;
57 u8 special_fully_nested_mode;
58 u8 init4; /* true if 4 byte init */
59 u8 elcr; /* PIIX edge/trigger selection */
60 u8 elcr_mask;
61 struct kvm_pic *pics_state;
62};
63
64struct kvm_pic {
3f353858 65 spinlock_t lock;
3f353858
AK
66 unsigned pending_acks;
67 struct kvm *kvm;
85f455f7
ED
68 struct kvm_kpic_state pics[2]; /* 0 is master pic, 1 is slave pic */
69 irq_request_func *irq_request;
70 void *irq_request_opaque;
71 int output; /* intr from master PIC */
72 struct kvm_io_device dev;
f5244726 73 void (*ack_notifier)(void *opaque, int irq);
1a6e4a8c 74 unsigned long irq_states[16];
85f455f7
ED
75};
76
77struct kvm_pic *kvm_create_pic(struct kvm *kvm);
f5244726 78int kvm_pic_read_irq(struct kvm *kvm);
6ceb9d79 79void kvm_pic_update_irq(struct kvm_pic *s);
e4825800 80void kvm_pic_clear_isr_ack(struct kvm *kvm);
85f455f7 81
682c59a3
ZX
82static inline struct kvm_pic *pic_irqchip(struct kvm *kvm)
83{
d7deeeb0 84 return kvm->arch.vpic;
682c59a3
ZX
85}
86
682c59a3
ZX
87static inline int irqchip_in_kernel(struct kvm *kvm)
88{
3ddea128
MT
89 int ret;
90
91 ret = (pic_irqchip(kvm) != NULL);
92 smp_rmb();
93 return ret;
682c59a3
ZX
94}
95
2fcceae1 96void kvm_pic_reset(struct kvm_kpic_state *s);
8be5453f 97
1b9778da
ED
98void kvm_inject_pending_timer_irqs(struct kvm_vcpu *vcpu);
99void kvm_inject_apic_timer_irqs(struct kvm_vcpu *vcpu);
8fdb2351 100void kvm_apic_nmi_wd_deliver(struct kvm_vcpu *vcpu);
2f52d58c 101void __kvm_migrate_apic_timer(struct kvm_vcpu *vcpu);
2f599714
MT
102void __kvm_migrate_pit_timer(struct kvm_vcpu *vcpu);
103void __kvm_migrate_timers(struct kvm_vcpu *vcpu);
97222cc8 104
3d80840d
MT
105int pit_has_pending_timer(struct kvm_vcpu *vcpu);
106int apic_has_pending_timer(struct kvm_vcpu *vcpu);
107
85f455f7 108#endif