]> git.proxmox.com Git - mirror_ubuntu-bionic-kernel.git/blame - arch/x86/kvm/mmu.c
KVM: x86 emulator: Add mov r, imm instructions (opcodes 0xb0-0xbf)
[mirror_ubuntu-bionic-kernel.git] / arch / x86 / kvm / mmu.c
CommitLineData
6aa8b732
AK
1/*
2 * Kernel-based Virtual Machine driver for Linux
3 *
4 * This module enables machines with Intel VT-x extensions to run virtual
5 * machines without emulation or binary translation.
6 *
7 * MMU support
8 *
9 * Copyright (C) 2006 Qumranet, Inc.
10 *
11 * Authors:
12 * Yaniv Kamay <yaniv@qumranet.com>
13 * Avi Kivity <avi@qumranet.com>
14 *
15 * This work is licensed under the terms of the GNU GPL, version 2. See
16 * the COPYING file in the top-level directory.
17 *
18 */
e495606d
AK
19
20#include "vmx.h"
1d737c8a 21#include "mmu.h"
e495606d 22
edf88417 23#include <linux/kvm_host.h>
6aa8b732
AK
24#include <linux/types.h>
25#include <linux/string.h>
6aa8b732
AK
26#include <linux/mm.h>
27#include <linux/highmem.h>
28#include <linux/module.h>
448353ca 29#include <linux/swap.h>
05da4558 30#include <linux/hugetlb.h>
2f333bcb 31#include <linux/compiler.h>
6aa8b732 32
e495606d
AK
33#include <asm/page.h>
34#include <asm/cmpxchg.h>
4e542370 35#include <asm/io.h>
6aa8b732 36
18552672
JR
37/*
38 * When setting this variable to true it enables Two-Dimensional-Paging
39 * where the hardware walks 2 page tables:
40 * 1. the guest-virtual to guest-physical
41 * 2. while doing 1. it walks guest-physical to host-physical
42 * If the hardware supports that we don't need to do shadow paging.
43 */
2f333bcb 44bool tdp_enabled = false;
18552672 45
37a7d8b0
AK
46#undef MMU_DEBUG
47
48#undef AUDIT
49
50#ifdef AUDIT
51static void kvm_mmu_audit(struct kvm_vcpu *vcpu, const char *msg);
52#else
53static void kvm_mmu_audit(struct kvm_vcpu *vcpu, const char *msg) {}
54#endif
55
56#ifdef MMU_DEBUG
57
58#define pgprintk(x...) do { if (dbg) printk(x); } while (0)
59#define rmap_printk(x...) do { if (dbg) printk(x); } while (0)
60
61#else
62
63#define pgprintk(x...) do { } while (0)
64#define rmap_printk(x...) do { } while (0)
65
66#endif
67
68#if defined(MMU_DEBUG) || defined(AUDIT)
6ada8cca
AK
69static int dbg = 0;
70module_param(dbg, bool, 0644);
37a7d8b0 71#endif
6aa8b732 72
d6c69ee9
YD
73#ifndef MMU_DEBUG
74#define ASSERT(x) do { } while (0)
75#else
6aa8b732
AK
76#define ASSERT(x) \
77 if (!(x)) { \
78 printk(KERN_WARNING "assertion failed %s:%d: %s\n", \
79 __FILE__, __LINE__, #x); \
80 }
d6c69ee9 81#endif
6aa8b732 82
6aa8b732
AK
83#define PT_FIRST_AVAIL_BITS_SHIFT 9
84#define PT64_SECOND_AVAIL_BITS_SHIFT 52
85
6aa8b732
AK
86#define VALID_PAGE(x) ((x) != INVALID_PAGE)
87
88#define PT64_LEVEL_BITS 9
89
90#define PT64_LEVEL_SHIFT(level) \
d77c26fc 91 (PAGE_SHIFT + (level - 1) * PT64_LEVEL_BITS)
6aa8b732
AK
92
93#define PT64_LEVEL_MASK(level) \
94 (((1ULL << PT64_LEVEL_BITS) - 1) << PT64_LEVEL_SHIFT(level))
95
96#define PT64_INDEX(address, level)\
97 (((address) >> PT64_LEVEL_SHIFT(level)) & ((1 << PT64_LEVEL_BITS) - 1))
98
99
100#define PT32_LEVEL_BITS 10
101
102#define PT32_LEVEL_SHIFT(level) \
d77c26fc 103 (PAGE_SHIFT + (level - 1) * PT32_LEVEL_BITS)
6aa8b732
AK
104
105#define PT32_LEVEL_MASK(level) \
106 (((1ULL << PT32_LEVEL_BITS) - 1) << PT32_LEVEL_SHIFT(level))
107
108#define PT32_INDEX(address, level)\
109 (((address) >> PT32_LEVEL_SHIFT(level)) & ((1 << PT32_LEVEL_BITS) - 1))
110
111
27aba766 112#define PT64_BASE_ADDR_MASK (((1ULL << 52) - 1) & ~(u64)(PAGE_SIZE-1))
6aa8b732
AK
113#define PT64_DIR_BASE_ADDR_MASK \
114 (PT64_BASE_ADDR_MASK & ~((1ULL << (PAGE_SHIFT + PT64_LEVEL_BITS)) - 1))
115
116#define PT32_BASE_ADDR_MASK PAGE_MASK
117#define PT32_DIR_BASE_ADDR_MASK \
118 (PAGE_MASK & ~((1ULL << (PAGE_SHIFT + PT32_LEVEL_BITS)) - 1))
119
79539cec
AK
120#define PT64_PERM_MASK (PT_PRESENT_MASK | PT_WRITABLE_MASK | PT_USER_MASK \
121 | PT64_NX_MASK)
6aa8b732
AK
122
123#define PFERR_PRESENT_MASK (1U << 0)
124#define PFERR_WRITE_MASK (1U << 1)
125#define PFERR_USER_MASK (1U << 2)
73b1087e 126#define PFERR_FETCH_MASK (1U << 4)
6aa8b732 127
6aa8b732
AK
128#define PT_DIRECTORY_LEVEL 2
129#define PT_PAGE_TABLE_LEVEL 1
130
cd4a4e53
AK
131#define RMAP_EXT 4
132
fe135d2c
AK
133#define ACC_EXEC_MASK 1
134#define ACC_WRITE_MASK PT_WRITABLE_MASK
135#define ACC_USER_MASK PT_USER_MASK
136#define ACC_ALL (ACC_EXEC_MASK | ACC_WRITE_MASK | ACC_USER_MASK)
137
135f8c2b
AK
138#define SHADOW_PT_INDEX(addr, level) PT64_INDEX(addr, level)
139
cd4a4e53
AK
140struct kvm_rmap_desc {
141 u64 *shadow_ptes[RMAP_EXT];
142 struct kvm_rmap_desc *more;
143};
144
3d000db5
AK
145struct kvm_shadow_walk {
146 int (*entry)(struct kvm_shadow_walk *walk, struct kvm_vcpu *vcpu,
147 gva_t addr, u64 *spte, int level);
148};
149
b5a33a75
AK
150static struct kmem_cache *pte_chain_cache;
151static struct kmem_cache *rmap_desc_cache;
d3d25b04 152static struct kmem_cache *mmu_page_header_cache;
b5a33a75 153
c7addb90
AK
154static u64 __read_mostly shadow_trap_nonpresent_pte;
155static u64 __read_mostly shadow_notrap_nonpresent_pte;
7b52345e
SY
156static u64 __read_mostly shadow_base_present_pte;
157static u64 __read_mostly shadow_nx_mask;
158static u64 __read_mostly shadow_x_mask; /* mutual exclusive with nx_mask */
159static u64 __read_mostly shadow_user_mask;
160static u64 __read_mostly shadow_accessed_mask;
161static u64 __read_mostly shadow_dirty_mask;
c7addb90
AK
162
163void kvm_mmu_set_nonpresent_ptes(u64 trap_pte, u64 notrap_pte)
164{
165 shadow_trap_nonpresent_pte = trap_pte;
166 shadow_notrap_nonpresent_pte = notrap_pte;
167}
168EXPORT_SYMBOL_GPL(kvm_mmu_set_nonpresent_ptes);
169
7b52345e
SY
170void kvm_mmu_set_base_ptes(u64 base_pte)
171{
172 shadow_base_present_pte = base_pte;
173}
174EXPORT_SYMBOL_GPL(kvm_mmu_set_base_ptes);
175
176void kvm_mmu_set_mask_ptes(u64 user_mask, u64 accessed_mask,
177 u64 dirty_mask, u64 nx_mask, u64 x_mask)
178{
179 shadow_user_mask = user_mask;
180 shadow_accessed_mask = accessed_mask;
181 shadow_dirty_mask = dirty_mask;
182 shadow_nx_mask = nx_mask;
183 shadow_x_mask = x_mask;
184}
185EXPORT_SYMBOL_GPL(kvm_mmu_set_mask_ptes);
186
6aa8b732
AK
187static int is_write_protection(struct kvm_vcpu *vcpu)
188{
ad312c7c 189 return vcpu->arch.cr0 & X86_CR0_WP;
6aa8b732
AK
190}
191
192static int is_cpuid_PSE36(void)
193{
194 return 1;
195}
196
73b1087e
AK
197static int is_nx(struct kvm_vcpu *vcpu)
198{
ad312c7c 199 return vcpu->arch.shadow_efer & EFER_NX;
73b1087e
AK
200}
201
6aa8b732
AK
202static int is_present_pte(unsigned long pte)
203{
204 return pte & PT_PRESENT_MASK;
205}
206
c7addb90
AK
207static int is_shadow_present_pte(u64 pte)
208{
c7addb90
AK
209 return pte != shadow_trap_nonpresent_pte
210 && pte != shadow_notrap_nonpresent_pte;
211}
212
05da4558
MT
213static int is_large_pte(u64 pte)
214{
215 return pte & PT_PAGE_SIZE_MASK;
216}
217
6aa8b732
AK
218static int is_writeble_pte(unsigned long pte)
219{
220 return pte & PT_WRITABLE_MASK;
221}
222
e3c5e7ec
AK
223static int is_dirty_pte(unsigned long pte)
224{
7b52345e 225 return pte & shadow_dirty_mask;
e3c5e7ec
AK
226}
227
cd4a4e53
AK
228static int is_rmap_pte(u64 pte)
229{
4b1a80fa 230 return is_shadow_present_pte(pte);
cd4a4e53
AK
231}
232
35149e21 233static pfn_t spte_to_pfn(u64 pte)
0b49ea86 234{
35149e21 235 return (pte & PT64_BASE_ADDR_MASK) >> PAGE_SHIFT;
0b49ea86
AK
236}
237
da928521
AK
238static gfn_t pse36_gfn_delta(u32 gpte)
239{
240 int shift = 32 - PT32_DIR_PSE36_SHIFT - PAGE_SHIFT;
241
242 return (gpte & PT32_DIR_PSE36_MASK) << shift;
243}
244
e663ee64
AK
245static void set_shadow_pte(u64 *sptep, u64 spte)
246{
247#ifdef CONFIG_X86_64
248 set_64bit((unsigned long *)sptep, spte);
249#else
250 set_64bit((unsigned long long *)sptep, spte);
251#endif
252}
253
e2dec939 254static int mmu_topup_memory_cache(struct kvm_mmu_memory_cache *cache,
2e3e5882 255 struct kmem_cache *base_cache, int min)
714b93da
AK
256{
257 void *obj;
258
259 if (cache->nobjs >= min)
e2dec939 260 return 0;
714b93da 261 while (cache->nobjs < ARRAY_SIZE(cache->objects)) {
2e3e5882 262 obj = kmem_cache_zalloc(base_cache, GFP_KERNEL);
714b93da 263 if (!obj)
e2dec939 264 return -ENOMEM;
714b93da
AK
265 cache->objects[cache->nobjs++] = obj;
266 }
e2dec939 267 return 0;
714b93da
AK
268}
269
270static void mmu_free_memory_cache(struct kvm_mmu_memory_cache *mc)
271{
272 while (mc->nobjs)
273 kfree(mc->objects[--mc->nobjs]);
274}
275
c1158e63 276static int mmu_topup_memory_cache_page(struct kvm_mmu_memory_cache *cache,
2e3e5882 277 int min)
c1158e63
AK
278{
279 struct page *page;
280
281 if (cache->nobjs >= min)
282 return 0;
283 while (cache->nobjs < ARRAY_SIZE(cache->objects)) {
2e3e5882 284 page = alloc_page(GFP_KERNEL);
c1158e63
AK
285 if (!page)
286 return -ENOMEM;
287 set_page_private(page, 0);
288 cache->objects[cache->nobjs++] = page_address(page);
289 }
290 return 0;
291}
292
293static void mmu_free_memory_cache_page(struct kvm_mmu_memory_cache *mc)
294{
295 while (mc->nobjs)
c4d198d5 296 free_page((unsigned long)mc->objects[--mc->nobjs]);
c1158e63
AK
297}
298
2e3e5882 299static int mmu_topup_memory_caches(struct kvm_vcpu *vcpu)
714b93da 300{
e2dec939
AK
301 int r;
302
ad312c7c 303 r = mmu_topup_memory_cache(&vcpu->arch.mmu_pte_chain_cache,
2e3e5882 304 pte_chain_cache, 4);
e2dec939
AK
305 if (r)
306 goto out;
ad312c7c 307 r = mmu_topup_memory_cache(&vcpu->arch.mmu_rmap_desc_cache,
2e3e5882 308 rmap_desc_cache, 1);
d3d25b04
AK
309 if (r)
310 goto out;
ad312c7c 311 r = mmu_topup_memory_cache_page(&vcpu->arch.mmu_page_cache, 8);
d3d25b04
AK
312 if (r)
313 goto out;
ad312c7c 314 r = mmu_topup_memory_cache(&vcpu->arch.mmu_page_header_cache,
2e3e5882 315 mmu_page_header_cache, 4);
e2dec939
AK
316out:
317 return r;
714b93da
AK
318}
319
320static void mmu_free_memory_caches(struct kvm_vcpu *vcpu)
321{
ad312c7c
ZX
322 mmu_free_memory_cache(&vcpu->arch.mmu_pte_chain_cache);
323 mmu_free_memory_cache(&vcpu->arch.mmu_rmap_desc_cache);
324 mmu_free_memory_cache_page(&vcpu->arch.mmu_page_cache);
325 mmu_free_memory_cache(&vcpu->arch.mmu_page_header_cache);
714b93da
AK
326}
327
328static void *mmu_memory_cache_alloc(struct kvm_mmu_memory_cache *mc,
329 size_t size)
330{
331 void *p;
332
333 BUG_ON(!mc->nobjs);
334 p = mc->objects[--mc->nobjs];
335 memset(p, 0, size);
336 return p;
337}
338
714b93da
AK
339static struct kvm_pte_chain *mmu_alloc_pte_chain(struct kvm_vcpu *vcpu)
340{
ad312c7c 341 return mmu_memory_cache_alloc(&vcpu->arch.mmu_pte_chain_cache,
714b93da
AK
342 sizeof(struct kvm_pte_chain));
343}
344
90cb0529 345static void mmu_free_pte_chain(struct kvm_pte_chain *pc)
714b93da 346{
90cb0529 347 kfree(pc);
714b93da
AK
348}
349
350static struct kvm_rmap_desc *mmu_alloc_rmap_desc(struct kvm_vcpu *vcpu)
351{
ad312c7c 352 return mmu_memory_cache_alloc(&vcpu->arch.mmu_rmap_desc_cache,
714b93da
AK
353 sizeof(struct kvm_rmap_desc));
354}
355
90cb0529 356static void mmu_free_rmap_desc(struct kvm_rmap_desc *rd)
714b93da 357{
90cb0529 358 kfree(rd);
714b93da
AK
359}
360
05da4558
MT
361/*
362 * Return the pointer to the largepage write count for a given
363 * gfn, handling slots that are not large page aligned.
364 */
365static int *slot_largepage_idx(gfn_t gfn, struct kvm_memory_slot *slot)
366{
367 unsigned long idx;
368
369 idx = (gfn / KVM_PAGES_PER_HPAGE) -
370 (slot->base_gfn / KVM_PAGES_PER_HPAGE);
371 return &slot->lpage_info[idx].write_count;
372}
373
374static void account_shadowed(struct kvm *kvm, gfn_t gfn)
375{
376 int *write_count;
377
378 write_count = slot_largepage_idx(gfn, gfn_to_memslot(kvm, gfn));
379 *write_count += 1;
05da4558
MT
380}
381
382static void unaccount_shadowed(struct kvm *kvm, gfn_t gfn)
383{
384 int *write_count;
385
386 write_count = slot_largepage_idx(gfn, gfn_to_memslot(kvm, gfn));
387 *write_count -= 1;
388 WARN_ON(*write_count < 0);
389}
390
391static int has_wrprotected_page(struct kvm *kvm, gfn_t gfn)
392{
393 struct kvm_memory_slot *slot = gfn_to_memslot(kvm, gfn);
394 int *largepage_idx;
395
396 if (slot) {
397 largepage_idx = slot_largepage_idx(gfn, slot);
398 return *largepage_idx;
399 }
400
401 return 1;
402}
403
404static int host_largepage_backed(struct kvm *kvm, gfn_t gfn)
405{
406 struct vm_area_struct *vma;
407 unsigned long addr;
408
409 addr = gfn_to_hva(kvm, gfn);
410 if (kvm_is_error_hva(addr))
411 return 0;
412
413 vma = find_vma(current->mm, addr);
414 if (vma && is_vm_hugetlb_page(vma))
415 return 1;
416
417 return 0;
418}
419
420static int is_largepage_backed(struct kvm_vcpu *vcpu, gfn_t large_gfn)
421{
422 struct kvm_memory_slot *slot;
423
424 if (has_wrprotected_page(vcpu->kvm, large_gfn))
425 return 0;
426
427 if (!host_largepage_backed(vcpu->kvm, large_gfn))
428 return 0;
429
430 slot = gfn_to_memslot(vcpu->kvm, large_gfn);
431 if (slot && slot->dirty_bitmap)
432 return 0;
433
434 return 1;
435}
436
290fc38d
IE
437/*
438 * Take gfn and return the reverse mapping to it.
439 * Note: gfn must be unaliased before this function get called
440 */
441
05da4558 442static unsigned long *gfn_to_rmap(struct kvm *kvm, gfn_t gfn, int lpage)
290fc38d
IE
443{
444 struct kvm_memory_slot *slot;
05da4558 445 unsigned long idx;
290fc38d
IE
446
447 slot = gfn_to_memslot(kvm, gfn);
05da4558
MT
448 if (!lpage)
449 return &slot->rmap[gfn - slot->base_gfn];
450
451 idx = (gfn / KVM_PAGES_PER_HPAGE) -
452 (slot->base_gfn / KVM_PAGES_PER_HPAGE);
453
454 return &slot->lpage_info[idx].rmap_pde;
290fc38d
IE
455}
456
cd4a4e53
AK
457/*
458 * Reverse mapping data structures:
459 *
290fc38d
IE
460 * If rmapp bit zero is zero, then rmapp point to the shadw page table entry
461 * that points to page_address(page).
cd4a4e53 462 *
290fc38d
IE
463 * If rmapp bit zero is one, (then rmap & ~1) points to a struct kvm_rmap_desc
464 * containing more mappings.
cd4a4e53 465 */
05da4558 466static void rmap_add(struct kvm_vcpu *vcpu, u64 *spte, gfn_t gfn, int lpage)
cd4a4e53 467{
4db35314 468 struct kvm_mmu_page *sp;
cd4a4e53 469 struct kvm_rmap_desc *desc;
290fc38d 470 unsigned long *rmapp;
cd4a4e53
AK
471 int i;
472
473 if (!is_rmap_pte(*spte))
474 return;
290fc38d 475 gfn = unalias_gfn(vcpu->kvm, gfn);
4db35314
AK
476 sp = page_header(__pa(spte));
477 sp->gfns[spte - sp->spt] = gfn;
05da4558 478 rmapp = gfn_to_rmap(vcpu->kvm, gfn, lpage);
290fc38d 479 if (!*rmapp) {
cd4a4e53 480 rmap_printk("rmap_add: %p %llx 0->1\n", spte, *spte);
290fc38d
IE
481 *rmapp = (unsigned long)spte;
482 } else if (!(*rmapp & 1)) {
cd4a4e53 483 rmap_printk("rmap_add: %p %llx 1->many\n", spte, *spte);
714b93da 484 desc = mmu_alloc_rmap_desc(vcpu);
290fc38d 485 desc->shadow_ptes[0] = (u64 *)*rmapp;
cd4a4e53 486 desc->shadow_ptes[1] = spte;
290fc38d 487 *rmapp = (unsigned long)desc | 1;
cd4a4e53
AK
488 } else {
489 rmap_printk("rmap_add: %p %llx many->many\n", spte, *spte);
290fc38d 490 desc = (struct kvm_rmap_desc *)(*rmapp & ~1ul);
cd4a4e53
AK
491 while (desc->shadow_ptes[RMAP_EXT-1] && desc->more)
492 desc = desc->more;
493 if (desc->shadow_ptes[RMAP_EXT-1]) {
714b93da 494 desc->more = mmu_alloc_rmap_desc(vcpu);
cd4a4e53
AK
495 desc = desc->more;
496 }
497 for (i = 0; desc->shadow_ptes[i]; ++i)
498 ;
499 desc->shadow_ptes[i] = spte;
500 }
501}
502
290fc38d 503static void rmap_desc_remove_entry(unsigned long *rmapp,
cd4a4e53
AK
504 struct kvm_rmap_desc *desc,
505 int i,
506 struct kvm_rmap_desc *prev_desc)
507{
508 int j;
509
510 for (j = RMAP_EXT - 1; !desc->shadow_ptes[j] && j > i; --j)
511 ;
512 desc->shadow_ptes[i] = desc->shadow_ptes[j];
11718b4d 513 desc->shadow_ptes[j] = NULL;
cd4a4e53
AK
514 if (j != 0)
515 return;
516 if (!prev_desc && !desc->more)
290fc38d 517 *rmapp = (unsigned long)desc->shadow_ptes[0];
cd4a4e53
AK
518 else
519 if (prev_desc)
520 prev_desc->more = desc->more;
521 else
290fc38d 522 *rmapp = (unsigned long)desc->more | 1;
90cb0529 523 mmu_free_rmap_desc(desc);
cd4a4e53
AK
524}
525
290fc38d 526static void rmap_remove(struct kvm *kvm, u64 *spte)
cd4a4e53 527{
cd4a4e53
AK
528 struct kvm_rmap_desc *desc;
529 struct kvm_rmap_desc *prev_desc;
4db35314 530 struct kvm_mmu_page *sp;
35149e21 531 pfn_t pfn;
290fc38d 532 unsigned long *rmapp;
cd4a4e53
AK
533 int i;
534
535 if (!is_rmap_pte(*spte))
536 return;
4db35314 537 sp = page_header(__pa(spte));
35149e21 538 pfn = spte_to_pfn(*spte);
7b52345e 539 if (*spte & shadow_accessed_mask)
35149e21 540 kvm_set_pfn_accessed(pfn);
b4231d61 541 if (is_writeble_pte(*spte))
35149e21 542 kvm_release_pfn_dirty(pfn);
b4231d61 543 else
35149e21 544 kvm_release_pfn_clean(pfn);
05da4558 545 rmapp = gfn_to_rmap(kvm, sp->gfns[spte - sp->spt], is_large_pte(*spte));
290fc38d 546 if (!*rmapp) {
cd4a4e53
AK
547 printk(KERN_ERR "rmap_remove: %p %llx 0->BUG\n", spte, *spte);
548 BUG();
290fc38d 549 } else if (!(*rmapp & 1)) {
cd4a4e53 550 rmap_printk("rmap_remove: %p %llx 1->0\n", spte, *spte);
290fc38d 551 if ((u64 *)*rmapp != spte) {
cd4a4e53
AK
552 printk(KERN_ERR "rmap_remove: %p %llx 1->BUG\n",
553 spte, *spte);
554 BUG();
555 }
290fc38d 556 *rmapp = 0;
cd4a4e53
AK
557 } else {
558 rmap_printk("rmap_remove: %p %llx many->many\n", spte, *spte);
290fc38d 559 desc = (struct kvm_rmap_desc *)(*rmapp & ~1ul);
cd4a4e53
AK
560 prev_desc = NULL;
561 while (desc) {
562 for (i = 0; i < RMAP_EXT && desc->shadow_ptes[i]; ++i)
563 if (desc->shadow_ptes[i] == spte) {
290fc38d 564 rmap_desc_remove_entry(rmapp,
714b93da 565 desc, i,
cd4a4e53
AK
566 prev_desc);
567 return;
568 }
569 prev_desc = desc;
570 desc = desc->more;
571 }
572 BUG();
573 }
574}
575
98348e95 576static u64 *rmap_next(struct kvm *kvm, unsigned long *rmapp, u64 *spte)
374cbac0 577{
374cbac0 578 struct kvm_rmap_desc *desc;
98348e95
IE
579 struct kvm_rmap_desc *prev_desc;
580 u64 *prev_spte;
581 int i;
582
583 if (!*rmapp)
584 return NULL;
585 else if (!(*rmapp & 1)) {
586 if (!spte)
587 return (u64 *)*rmapp;
588 return NULL;
589 }
590 desc = (struct kvm_rmap_desc *)(*rmapp & ~1ul);
591 prev_desc = NULL;
592 prev_spte = NULL;
593 while (desc) {
594 for (i = 0; i < RMAP_EXT && desc->shadow_ptes[i]; ++i) {
595 if (prev_spte == spte)
596 return desc->shadow_ptes[i];
597 prev_spte = desc->shadow_ptes[i];
598 }
599 desc = desc->more;
600 }
601 return NULL;
602}
603
604static void rmap_write_protect(struct kvm *kvm, u64 gfn)
605{
290fc38d 606 unsigned long *rmapp;
374cbac0 607 u64 *spte;
caa5b8a5 608 int write_protected = 0;
374cbac0 609
4a4c9924 610 gfn = unalias_gfn(kvm, gfn);
05da4558 611 rmapp = gfn_to_rmap(kvm, gfn, 0);
374cbac0 612
98348e95
IE
613 spte = rmap_next(kvm, rmapp, NULL);
614 while (spte) {
374cbac0 615 BUG_ON(!spte);
374cbac0 616 BUG_ON(!(*spte & PT_PRESENT_MASK));
374cbac0 617 rmap_printk("rmap_write_protect: spte %p %llx\n", spte, *spte);
caa5b8a5 618 if (is_writeble_pte(*spte)) {
9647c14c 619 set_shadow_pte(spte, *spte & ~PT_WRITABLE_MASK);
caa5b8a5
ED
620 write_protected = 1;
621 }
9647c14c 622 spte = rmap_next(kvm, rmapp, spte);
374cbac0 623 }
855149aa 624 if (write_protected) {
35149e21 625 pfn_t pfn;
855149aa
IE
626
627 spte = rmap_next(kvm, rmapp, NULL);
35149e21
AL
628 pfn = spte_to_pfn(*spte);
629 kvm_set_pfn_dirty(pfn);
855149aa
IE
630 }
631
05da4558
MT
632 /* check for huge page mappings */
633 rmapp = gfn_to_rmap(kvm, gfn, 1);
634 spte = rmap_next(kvm, rmapp, NULL);
635 while (spte) {
636 BUG_ON(!spte);
637 BUG_ON(!(*spte & PT_PRESENT_MASK));
638 BUG_ON((*spte & (PT_PAGE_SIZE_MASK|PT_PRESENT_MASK)) != (PT_PAGE_SIZE_MASK|PT_PRESENT_MASK));
639 pgprintk("rmap_write_protect(large): spte %p %llx %lld\n", spte, *spte, gfn);
640 if (is_writeble_pte(*spte)) {
641 rmap_remove(kvm, spte);
642 --kvm->stat.lpages;
643 set_shadow_pte(spte, shadow_trap_nonpresent_pte);
6597ca09 644 spte = NULL;
05da4558
MT
645 write_protected = 1;
646 }
647 spte = rmap_next(kvm, rmapp, spte);
648 }
649
caa5b8a5
ED
650 if (write_protected)
651 kvm_flush_remote_tlbs(kvm);
05da4558
MT
652
653 account_shadowed(kvm, gfn);
374cbac0
AK
654}
655
e930bffe
AA
656static int kvm_unmap_rmapp(struct kvm *kvm, unsigned long *rmapp)
657{
658 u64 *spte;
659 int need_tlb_flush = 0;
660
661 while ((spte = rmap_next(kvm, rmapp, NULL))) {
662 BUG_ON(!(*spte & PT_PRESENT_MASK));
663 rmap_printk("kvm_rmap_unmap_hva: spte %p %llx\n", spte, *spte);
664 rmap_remove(kvm, spte);
665 set_shadow_pte(spte, shadow_trap_nonpresent_pte);
666 need_tlb_flush = 1;
667 }
668 return need_tlb_flush;
669}
670
671static int kvm_handle_hva(struct kvm *kvm, unsigned long hva,
672 int (*handler)(struct kvm *kvm, unsigned long *rmapp))
673{
674 int i;
675 int retval = 0;
676
677 /*
678 * If mmap_sem isn't taken, we can look the memslots with only
679 * the mmu_lock by skipping over the slots with userspace_addr == 0.
680 */
681 for (i = 0; i < kvm->nmemslots; i++) {
682 struct kvm_memory_slot *memslot = &kvm->memslots[i];
683 unsigned long start = memslot->userspace_addr;
684 unsigned long end;
685
686 /* mmu_lock protects userspace_addr */
687 if (!start)
688 continue;
689
690 end = start + (memslot->npages << PAGE_SHIFT);
691 if (hva >= start && hva < end) {
692 gfn_t gfn_offset = (hva - start) >> PAGE_SHIFT;
693 retval |= handler(kvm, &memslot->rmap[gfn_offset]);
694 retval |= handler(kvm,
695 &memslot->lpage_info[
696 gfn_offset /
697 KVM_PAGES_PER_HPAGE].rmap_pde);
698 }
699 }
700
701 return retval;
702}
703
704int kvm_unmap_hva(struct kvm *kvm, unsigned long hva)
705{
706 return kvm_handle_hva(kvm, hva, kvm_unmap_rmapp);
707}
708
709static int kvm_age_rmapp(struct kvm *kvm, unsigned long *rmapp)
710{
711 u64 *spte;
712 int young = 0;
713
534e38b4
SY
714 /* always return old for EPT */
715 if (!shadow_accessed_mask)
716 return 0;
717
e930bffe
AA
718 spte = rmap_next(kvm, rmapp, NULL);
719 while (spte) {
720 int _young;
721 u64 _spte = *spte;
722 BUG_ON(!(_spte & PT_PRESENT_MASK));
723 _young = _spte & PT_ACCESSED_MASK;
724 if (_young) {
725 young = 1;
726 clear_bit(PT_ACCESSED_SHIFT, (unsigned long *)spte);
727 }
728 spte = rmap_next(kvm, rmapp, spte);
729 }
730 return young;
731}
732
733int kvm_age_hva(struct kvm *kvm, unsigned long hva)
734{
735 return kvm_handle_hva(kvm, hva, kvm_age_rmapp);
736}
737
d6c69ee9 738#ifdef MMU_DEBUG
47ad8e68 739static int is_empty_shadow_page(u64 *spt)
6aa8b732 740{
139bdb2d
AK
741 u64 *pos;
742 u64 *end;
743
47ad8e68 744 for (pos = spt, end = pos + PAGE_SIZE / sizeof(u64); pos != end; pos++)
3c915510 745 if (is_shadow_present_pte(*pos)) {
b8688d51 746 printk(KERN_ERR "%s: %p %llx\n", __func__,
139bdb2d 747 pos, *pos);
6aa8b732 748 return 0;
139bdb2d 749 }
6aa8b732
AK
750 return 1;
751}
d6c69ee9 752#endif
6aa8b732 753
4db35314 754static void kvm_mmu_free_page(struct kvm *kvm, struct kvm_mmu_page *sp)
260746c0 755{
4db35314
AK
756 ASSERT(is_empty_shadow_page(sp->spt));
757 list_del(&sp->link);
758 __free_page(virt_to_page(sp->spt));
759 __free_page(virt_to_page(sp->gfns));
760 kfree(sp);
f05e70ac 761 ++kvm->arch.n_free_mmu_pages;
260746c0
AK
762}
763
cea0f0e7
AK
764static unsigned kvm_page_table_hashfn(gfn_t gfn)
765{
1ae0a13d 766 return gfn & ((1 << KVM_MMU_HASH_SHIFT) - 1);
cea0f0e7
AK
767}
768
25c0de2c
AK
769static struct kvm_mmu_page *kvm_mmu_alloc_page(struct kvm_vcpu *vcpu,
770 u64 *parent_pte)
6aa8b732 771{
4db35314 772 struct kvm_mmu_page *sp;
6aa8b732 773
ad312c7c
ZX
774 sp = mmu_memory_cache_alloc(&vcpu->arch.mmu_page_header_cache, sizeof *sp);
775 sp->spt = mmu_memory_cache_alloc(&vcpu->arch.mmu_page_cache, PAGE_SIZE);
776 sp->gfns = mmu_memory_cache_alloc(&vcpu->arch.mmu_page_cache, PAGE_SIZE);
4db35314 777 set_page_private(virt_to_page(sp->spt), (unsigned long)sp);
f05e70ac 778 list_add(&sp->link, &vcpu->kvm->arch.active_mmu_pages);
4db35314
AK
779 ASSERT(is_empty_shadow_page(sp->spt));
780 sp->slot_bitmap = 0;
781 sp->multimapped = 0;
782 sp->parent_pte = parent_pte;
f05e70ac 783 --vcpu->kvm->arch.n_free_mmu_pages;
4db35314 784 return sp;
6aa8b732
AK
785}
786
714b93da 787static void mmu_page_add_parent_pte(struct kvm_vcpu *vcpu,
4db35314 788 struct kvm_mmu_page *sp, u64 *parent_pte)
cea0f0e7
AK
789{
790 struct kvm_pte_chain *pte_chain;
791 struct hlist_node *node;
792 int i;
793
794 if (!parent_pte)
795 return;
4db35314
AK
796 if (!sp->multimapped) {
797 u64 *old = sp->parent_pte;
cea0f0e7
AK
798
799 if (!old) {
4db35314 800 sp->parent_pte = parent_pte;
cea0f0e7
AK
801 return;
802 }
4db35314 803 sp->multimapped = 1;
714b93da 804 pte_chain = mmu_alloc_pte_chain(vcpu);
4db35314
AK
805 INIT_HLIST_HEAD(&sp->parent_ptes);
806 hlist_add_head(&pte_chain->link, &sp->parent_ptes);
cea0f0e7
AK
807 pte_chain->parent_ptes[0] = old;
808 }
4db35314 809 hlist_for_each_entry(pte_chain, node, &sp->parent_ptes, link) {
cea0f0e7
AK
810 if (pte_chain->parent_ptes[NR_PTE_CHAIN_ENTRIES-1])
811 continue;
812 for (i = 0; i < NR_PTE_CHAIN_ENTRIES; ++i)
813 if (!pte_chain->parent_ptes[i]) {
814 pte_chain->parent_ptes[i] = parent_pte;
815 return;
816 }
817 }
714b93da 818 pte_chain = mmu_alloc_pte_chain(vcpu);
cea0f0e7 819 BUG_ON(!pte_chain);
4db35314 820 hlist_add_head(&pte_chain->link, &sp->parent_ptes);
cea0f0e7
AK
821 pte_chain->parent_ptes[0] = parent_pte;
822}
823
4db35314 824static void mmu_page_remove_parent_pte(struct kvm_mmu_page *sp,
cea0f0e7
AK
825 u64 *parent_pte)
826{
827 struct kvm_pte_chain *pte_chain;
828 struct hlist_node *node;
829 int i;
830
4db35314
AK
831 if (!sp->multimapped) {
832 BUG_ON(sp->parent_pte != parent_pte);
833 sp->parent_pte = NULL;
cea0f0e7
AK
834 return;
835 }
4db35314 836 hlist_for_each_entry(pte_chain, node, &sp->parent_ptes, link)
cea0f0e7
AK
837 for (i = 0; i < NR_PTE_CHAIN_ENTRIES; ++i) {
838 if (!pte_chain->parent_ptes[i])
839 break;
840 if (pte_chain->parent_ptes[i] != parent_pte)
841 continue;
697fe2e2
AK
842 while (i + 1 < NR_PTE_CHAIN_ENTRIES
843 && pte_chain->parent_ptes[i + 1]) {
cea0f0e7
AK
844 pte_chain->parent_ptes[i]
845 = pte_chain->parent_ptes[i + 1];
846 ++i;
847 }
848 pte_chain->parent_ptes[i] = NULL;
697fe2e2
AK
849 if (i == 0) {
850 hlist_del(&pte_chain->link);
90cb0529 851 mmu_free_pte_chain(pte_chain);
4db35314
AK
852 if (hlist_empty(&sp->parent_ptes)) {
853 sp->multimapped = 0;
854 sp->parent_pte = NULL;
697fe2e2
AK
855 }
856 }
cea0f0e7
AK
857 return;
858 }
859 BUG();
860}
861
d761a501
AK
862static void nonpaging_prefetch_page(struct kvm_vcpu *vcpu,
863 struct kvm_mmu_page *sp)
864{
865 int i;
866
867 for (i = 0; i < PT64_ENT_PER_PAGE; ++i)
868 sp->spt[i] = shadow_trap_nonpresent_pte;
869}
870
4db35314 871static struct kvm_mmu_page *kvm_mmu_lookup_page(struct kvm *kvm, gfn_t gfn)
cea0f0e7
AK
872{
873 unsigned index;
874 struct hlist_head *bucket;
4db35314 875 struct kvm_mmu_page *sp;
cea0f0e7
AK
876 struct hlist_node *node;
877
b8688d51 878 pgprintk("%s: looking for gfn %lx\n", __func__, gfn);
1ae0a13d 879 index = kvm_page_table_hashfn(gfn);
f05e70ac 880 bucket = &kvm->arch.mmu_page_hash[index];
4db35314 881 hlist_for_each_entry(sp, node, bucket, hash_link)
2e53d63a
MT
882 if (sp->gfn == gfn && !sp->role.metaphysical
883 && !sp->role.invalid) {
cea0f0e7 884 pgprintk("%s: found role %x\n",
b8688d51 885 __func__, sp->role.word);
4db35314 886 return sp;
cea0f0e7
AK
887 }
888 return NULL;
889}
890
891static struct kvm_mmu_page *kvm_mmu_get_page(struct kvm_vcpu *vcpu,
892 gfn_t gfn,
893 gva_t gaddr,
894 unsigned level,
895 int metaphysical,
41074d07 896 unsigned access,
f7d9c7b7 897 u64 *parent_pte)
cea0f0e7
AK
898{
899 union kvm_mmu_page_role role;
900 unsigned index;
901 unsigned quadrant;
902 struct hlist_head *bucket;
4db35314 903 struct kvm_mmu_page *sp;
cea0f0e7
AK
904 struct hlist_node *node;
905
906 role.word = 0;
ad312c7c 907 role.glevels = vcpu->arch.mmu.root_level;
cea0f0e7
AK
908 role.level = level;
909 role.metaphysical = metaphysical;
41074d07 910 role.access = access;
ad312c7c 911 if (vcpu->arch.mmu.root_level <= PT32_ROOT_LEVEL) {
cea0f0e7
AK
912 quadrant = gaddr >> (PAGE_SHIFT + (PT64_PT_BITS * level));
913 quadrant &= (1 << ((PT32_PT_BITS - PT64_PT_BITS) * level)) - 1;
914 role.quadrant = quadrant;
915 }
b8688d51 916 pgprintk("%s: looking gfn %lx role %x\n", __func__,
cea0f0e7 917 gfn, role.word);
1ae0a13d 918 index = kvm_page_table_hashfn(gfn);
f05e70ac 919 bucket = &vcpu->kvm->arch.mmu_page_hash[index];
4db35314
AK
920 hlist_for_each_entry(sp, node, bucket, hash_link)
921 if (sp->gfn == gfn && sp->role.word == role.word) {
922 mmu_page_add_parent_pte(vcpu, sp, parent_pte);
b8688d51 923 pgprintk("%s: found\n", __func__);
4db35314 924 return sp;
cea0f0e7 925 }
dfc5aa00 926 ++vcpu->kvm->stat.mmu_cache_miss;
4db35314
AK
927 sp = kvm_mmu_alloc_page(vcpu, parent_pte);
928 if (!sp)
929 return sp;
b8688d51 930 pgprintk("%s: adding gfn %lx role %x\n", __func__, gfn, role.word);
4db35314
AK
931 sp->gfn = gfn;
932 sp->role = role;
933 hlist_add_head(&sp->hash_link, bucket);
374cbac0 934 if (!metaphysical)
4a4c9924 935 rmap_write_protect(vcpu->kvm, gfn);
131d8279
AK
936 if (shadow_trap_nonpresent_pte != shadow_notrap_nonpresent_pte)
937 vcpu->arch.mmu.prefetch_page(vcpu, sp);
938 else
939 nonpaging_prefetch_page(vcpu, sp);
4db35314 940 return sp;
cea0f0e7
AK
941}
942
3d000db5
AK
943static int walk_shadow(struct kvm_shadow_walk *walker,
944 struct kvm_vcpu *vcpu, gva_t addr)
945{
946 hpa_t shadow_addr;
947 int level;
948 int r;
949 u64 *sptep;
950 unsigned index;
951
952 shadow_addr = vcpu->arch.mmu.root_hpa;
953 level = vcpu->arch.mmu.shadow_root_level;
954 if (level == PT32E_ROOT_LEVEL) {
955 shadow_addr = vcpu->arch.mmu.pae_root[(addr >> 30) & 3];
956 shadow_addr &= PT64_BASE_ADDR_MASK;
957 --level;
958 }
959
960 while (level >= PT_PAGE_TABLE_LEVEL) {
961 index = SHADOW_PT_INDEX(addr, level);
962 sptep = ((u64 *)__va(shadow_addr)) + index;
963 r = walker->entry(walker, vcpu, addr, sptep, level);
964 if (r)
965 return r;
966 shadow_addr = *sptep & PT64_BASE_ADDR_MASK;
967 --level;
968 }
969 return 0;
970}
971
90cb0529 972static void kvm_mmu_page_unlink_children(struct kvm *kvm,
4db35314 973 struct kvm_mmu_page *sp)
a436036b 974{
697fe2e2
AK
975 unsigned i;
976 u64 *pt;
977 u64 ent;
978
4db35314 979 pt = sp->spt;
697fe2e2 980
4db35314 981 if (sp->role.level == PT_PAGE_TABLE_LEVEL) {
697fe2e2 982 for (i = 0; i < PT64_ENT_PER_PAGE; ++i) {
c7addb90 983 if (is_shadow_present_pte(pt[i]))
290fc38d 984 rmap_remove(kvm, &pt[i]);
c7addb90 985 pt[i] = shadow_trap_nonpresent_pte;
697fe2e2
AK
986 }
987 return;
988 }
989
990 for (i = 0; i < PT64_ENT_PER_PAGE; ++i) {
991 ent = pt[i];
992
05da4558
MT
993 if (is_shadow_present_pte(ent)) {
994 if (!is_large_pte(ent)) {
995 ent &= PT64_BASE_ADDR_MASK;
996 mmu_page_remove_parent_pte(page_header(ent),
997 &pt[i]);
998 } else {
999 --kvm->stat.lpages;
1000 rmap_remove(kvm, &pt[i]);
1001 }
1002 }
c7addb90 1003 pt[i] = shadow_trap_nonpresent_pte;
697fe2e2 1004 }
a436036b
AK
1005}
1006
4db35314 1007static void kvm_mmu_put_page(struct kvm_mmu_page *sp, u64 *parent_pte)
cea0f0e7 1008{
4db35314 1009 mmu_page_remove_parent_pte(sp, parent_pte);
a436036b
AK
1010}
1011
12b7d28f
AK
1012static void kvm_mmu_reset_last_pte_updated(struct kvm *kvm)
1013{
1014 int i;
1015
1016 for (i = 0; i < KVM_MAX_VCPUS; ++i)
1017 if (kvm->vcpus[i])
ad312c7c 1018 kvm->vcpus[i]->arch.last_pte_updated = NULL;
12b7d28f
AK
1019}
1020
31aa2b44 1021static void kvm_mmu_unlink_parents(struct kvm *kvm, struct kvm_mmu_page *sp)
a436036b
AK
1022{
1023 u64 *parent_pte;
1024
4db35314
AK
1025 while (sp->multimapped || sp->parent_pte) {
1026 if (!sp->multimapped)
1027 parent_pte = sp->parent_pte;
a436036b
AK
1028 else {
1029 struct kvm_pte_chain *chain;
1030
4db35314 1031 chain = container_of(sp->parent_ptes.first,
a436036b
AK
1032 struct kvm_pte_chain, link);
1033 parent_pte = chain->parent_ptes[0];
1034 }
697fe2e2 1035 BUG_ON(!parent_pte);
4db35314 1036 kvm_mmu_put_page(sp, parent_pte);
c7addb90 1037 set_shadow_pte(parent_pte, shadow_trap_nonpresent_pte);
a436036b 1038 }
31aa2b44
AK
1039}
1040
1041static void kvm_mmu_zap_page(struct kvm *kvm, struct kvm_mmu_page *sp)
1042{
1043 ++kvm->stat.mmu_shadow_zapped;
4db35314 1044 kvm_mmu_page_unlink_children(kvm, sp);
31aa2b44 1045 kvm_mmu_unlink_parents(kvm, sp);
5b5c6a5a
AK
1046 kvm_flush_remote_tlbs(kvm);
1047 if (!sp->role.invalid && !sp->role.metaphysical)
1048 unaccount_shadowed(kvm, sp->gfn);
4db35314
AK
1049 if (!sp->root_count) {
1050 hlist_del(&sp->hash_link);
1051 kvm_mmu_free_page(kvm, sp);
2e53d63a 1052 } else {
2e53d63a 1053 sp->role.invalid = 1;
5b5c6a5a 1054 list_move(&sp->link, &kvm->arch.active_mmu_pages);
2e53d63a
MT
1055 kvm_reload_remote_mmus(kvm);
1056 }
12b7d28f 1057 kvm_mmu_reset_last_pte_updated(kvm);
a436036b
AK
1058}
1059
82ce2c96
IE
1060/*
1061 * Changing the number of mmu pages allocated to the vm
1062 * Note: if kvm_nr_mmu_pages is too small, you will get dead lock
1063 */
1064void kvm_mmu_change_mmu_pages(struct kvm *kvm, unsigned int kvm_nr_mmu_pages)
1065{
1066 /*
1067 * If we set the number of mmu pages to be smaller be than the
1068 * number of actived pages , we must to free some mmu pages before we
1069 * change the value
1070 */
1071
f05e70ac 1072 if ((kvm->arch.n_alloc_mmu_pages - kvm->arch.n_free_mmu_pages) >
82ce2c96 1073 kvm_nr_mmu_pages) {
f05e70ac
ZX
1074 int n_used_mmu_pages = kvm->arch.n_alloc_mmu_pages
1075 - kvm->arch.n_free_mmu_pages;
82ce2c96
IE
1076
1077 while (n_used_mmu_pages > kvm_nr_mmu_pages) {
1078 struct kvm_mmu_page *page;
1079
f05e70ac 1080 page = container_of(kvm->arch.active_mmu_pages.prev,
82ce2c96
IE
1081 struct kvm_mmu_page, link);
1082 kvm_mmu_zap_page(kvm, page);
1083 n_used_mmu_pages--;
1084 }
f05e70ac 1085 kvm->arch.n_free_mmu_pages = 0;
82ce2c96
IE
1086 }
1087 else
f05e70ac
ZX
1088 kvm->arch.n_free_mmu_pages += kvm_nr_mmu_pages
1089 - kvm->arch.n_alloc_mmu_pages;
82ce2c96 1090
f05e70ac 1091 kvm->arch.n_alloc_mmu_pages = kvm_nr_mmu_pages;
82ce2c96
IE
1092}
1093
f67a46f4 1094static int kvm_mmu_unprotect_page(struct kvm *kvm, gfn_t gfn)
a436036b
AK
1095{
1096 unsigned index;
1097 struct hlist_head *bucket;
4db35314 1098 struct kvm_mmu_page *sp;
a436036b
AK
1099 struct hlist_node *node, *n;
1100 int r;
1101
b8688d51 1102 pgprintk("%s: looking for gfn %lx\n", __func__, gfn);
a436036b 1103 r = 0;
1ae0a13d 1104 index = kvm_page_table_hashfn(gfn);
f05e70ac 1105 bucket = &kvm->arch.mmu_page_hash[index];
4db35314
AK
1106 hlist_for_each_entry_safe(sp, node, n, bucket, hash_link)
1107 if (sp->gfn == gfn && !sp->role.metaphysical) {
b8688d51 1108 pgprintk("%s: gfn %lx role %x\n", __func__, gfn,
4db35314
AK
1109 sp->role.word);
1110 kvm_mmu_zap_page(kvm, sp);
a436036b
AK
1111 r = 1;
1112 }
1113 return r;
cea0f0e7
AK
1114}
1115
f67a46f4 1116static void mmu_unshadow(struct kvm *kvm, gfn_t gfn)
97a0a01e 1117{
4db35314 1118 struct kvm_mmu_page *sp;
97a0a01e 1119
4db35314 1120 while ((sp = kvm_mmu_lookup_page(kvm, gfn)) != NULL) {
b8688d51 1121 pgprintk("%s: zap %lx %x\n", __func__, gfn, sp->role.word);
4db35314 1122 kvm_mmu_zap_page(kvm, sp);
97a0a01e
AK
1123 }
1124}
1125
38c335f1 1126static void page_header_update_slot(struct kvm *kvm, void *pte, gfn_t gfn)
6aa8b732 1127{
38c335f1 1128 int slot = memslot_id(kvm, gfn_to_memslot(kvm, gfn));
4db35314 1129 struct kvm_mmu_page *sp = page_header(__pa(pte));
6aa8b732 1130
4db35314 1131 __set_bit(slot, &sp->slot_bitmap);
6aa8b732
AK
1132}
1133
039576c0
AK
1134struct page *gva_to_page(struct kvm_vcpu *vcpu, gva_t gva)
1135{
72dc67a6
IE
1136 struct page *page;
1137
ad312c7c 1138 gpa_t gpa = vcpu->arch.mmu.gva_to_gpa(vcpu, gva);
039576c0
AK
1139
1140 if (gpa == UNMAPPED_GVA)
1141 return NULL;
72dc67a6
IE
1142
1143 down_read(&current->mm->mmap_sem);
1144 page = gfn_to_page(vcpu->kvm, gpa >> PAGE_SHIFT);
1145 up_read(&current->mm->mmap_sem);
1146
1147 return page;
039576c0
AK
1148}
1149
1c4f1fd6
AK
1150static void mmu_set_spte(struct kvm_vcpu *vcpu, u64 *shadow_pte,
1151 unsigned pt_access, unsigned pte_access,
1152 int user_fault, int write_fault, int dirty,
05da4558 1153 int *ptwrite, int largepage, gfn_t gfn,
35149e21 1154 pfn_t pfn, bool speculative)
1c4f1fd6
AK
1155{
1156 u64 spte;
15aaa819 1157 int was_rmapped = 0;
75e68e60 1158 int was_writeble = is_writeble_pte(*shadow_pte);
1c4f1fd6 1159
bc750ba8 1160 pgprintk("%s: spte %llx access %x write_fault %d"
1c4f1fd6 1161 " user_fault %d gfn %lx\n",
b8688d51 1162 __func__, *shadow_pte, pt_access,
1c4f1fd6
AK
1163 write_fault, user_fault, gfn);
1164
15aaa819 1165 if (is_rmap_pte(*shadow_pte)) {
05da4558
MT
1166 /*
1167 * If we overwrite a PTE page pointer with a 2MB PMD, unlink
1168 * the parent of the now unreachable PTE.
1169 */
1170 if (largepage && !is_large_pte(*shadow_pte)) {
1171 struct kvm_mmu_page *child;
1172 u64 pte = *shadow_pte;
1173
1174 child = page_header(pte & PT64_BASE_ADDR_MASK);
1175 mmu_page_remove_parent_pte(child, shadow_pte);
35149e21 1176 } else if (pfn != spte_to_pfn(*shadow_pte)) {
15aaa819 1177 pgprintk("hfn old %lx new %lx\n",
35149e21 1178 spte_to_pfn(*shadow_pte), pfn);
15aaa819 1179 rmap_remove(vcpu->kvm, shadow_pte);
05da4558
MT
1180 } else {
1181 if (largepage)
1182 was_rmapped = is_large_pte(*shadow_pte);
1183 else
1184 was_rmapped = 1;
15aaa819 1185 }
15aaa819
MT
1186 }
1187
1c4f1fd6
AK
1188 /*
1189 * We don't set the accessed bit, since we sometimes want to see
1190 * whether the guest actually used the pte (in order to detect
1191 * demand paging).
1192 */
7b52345e 1193 spte = shadow_base_present_pte | shadow_dirty_mask;
947da538
AK
1194 if (!speculative)
1195 pte_access |= PT_ACCESSED_MASK;
1c4f1fd6
AK
1196 if (!dirty)
1197 pte_access &= ~ACC_WRITE_MASK;
7b52345e
SY
1198 if (pte_access & ACC_EXEC_MASK)
1199 spte |= shadow_x_mask;
1200 else
1201 spte |= shadow_nx_mask;
1c4f1fd6 1202 if (pte_access & ACC_USER_MASK)
7b52345e 1203 spte |= shadow_user_mask;
05da4558
MT
1204 if (largepage)
1205 spte |= PT_PAGE_SIZE_MASK;
1c4f1fd6 1206
35149e21 1207 spte |= (u64)pfn << PAGE_SHIFT;
1c4f1fd6
AK
1208
1209 if ((pte_access & ACC_WRITE_MASK)
1210 || (write_fault && !is_write_protection(vcpu) && !user_fault)) {
1211 struct kvm_mmu_page *shadow;
1212
1213 spte |= PT_WRITABLE_MASK;
1c4f1fd6
AK
1214
1215 shadow = kvm_mmu_lookup_page(vcpu->kvm, gfn);
05da4558
MT
1216 if (shadow ||
1217 (largepage && has_wrprotected_page(vcpu->kvm, gfn))) {
1c4f1fd6 1218 pgprintk("%s: found shadow page for %lx, marking ro\n",
b8688d51 1219 __func__, gfn);
1c4f1fd6
AK
1220 pte_access &= ~ACC_WRITE_MASK;
1221 if (is_writeble_pte(spte)) {
1222 spte &= ~PT_WRITABLE_MASK;
1223 kvm_x86_ops->tlb_flush(vcpu);
1224 }
1225 if (write_fault)
1226 *ptwrite = 1;
1227 }
1228 }
1229
1c4f1fd6
AK
1230 if (pte_access & ACC_WRITE_MASK)
1231 mark_page_dirty(vcpu->kvm, gfn);
1232
b8688d51 1233 pgprintk("%s: setting spte %llx\n", __func__, spte);
db475c39 1234 pgprintk("instantiating %s PTE (%s) at %ld (%llx) addr %p\n",
05da4558
MT
1235 (spte&PT_PAGE_SIZE_MASK)? "2MB" : "4kB",
1236 (spte&PT_WRITABLE_MASK)?"RW":"R", gfn, spte, shadow_pte);
1c4f1fd6 1237 set_shadow_pte(shadow_pte, spte);
05da4558
MT
1238 if (!was_rmapped && (spte & PT_PAGE_SIZE_MASK)
1239 && (spte & PT_PRESENT_MASK))
1240 ++vcpu->kvm->stat.lpages;
1241
1c4f1fd6
AK
1242 page_header_update_slot(vcpu->kvm, shadow_pte, gfn);
1243 if (!was_rmapped) {
05da4558 1244 rmap_add(vcpu, shadow_pte, gfn, largepage);
1c4f1fd6 1245 if (!is_rmap_pte(*shadow_pte))
35149e21 1246 kvm_release_pfn_clean(pfn);
75e68e60
IE
1247 } else {
1248 if (was_writeble)
35149e21 1249 kvm_release_pfn_dirty(pfn);
75e68e60 1250 else
35149e21 1251 kvm_release_pfn_clean(pfn);
1c4f1fd6 1252 }
1b7fcd32 1253 if (speculative) {
ad312c7c 1254 vcpu->arch.last_pte_updated = shadow_pte;
1b7fcd32
AK
1255 vcpu->arch.last_pte_gfn = gfn;
1256 }
1c4f1fd6
AK
1257}
1258
6aa8b732
AK
1259static void nonpaging_new_cr3(struct kvm_vcpu *vcpu)
1260{
1261}
1262
140754bc
AK
1263struct direct_shadow_walk {
1264 struct kvm_shadow_walk walker;
1265 pfn_t pfn;
1266 int write;
1267 int largepage;
1268 int pt_write;
1269};
6aa8b732 1270
140754bc
AK
1271static int direct_map_entry(struct kvm_shadow_walk *_walk,
1272 struct kvm_vcpu *vcpu,
1273 gva_t addr, u64 *sptep, int level)
1274{
1275 struct direct_shadow_walk *walk =
1276 container_of(_walk, struct direct_shadow_walk, walker);
1277 struct kvm_mmu_page *sp;
1278 gfn_t pseudo_gfn;
1279 gfn_t gfn = addr >> PAGE_SHIFT;
1280
1281 if (level == PT_PAGE_TABLE_LEVEL
1282 || (walk->largepage && level == PT_DIRECTORY_LEVEL)) {
1283 mmu_set_spte(vcpu, sptep, ACC_ALL, ACC_ALL,
1284 0, walk->write, 1, &walk->pt_write,
1285 walk->largepage, gfn, walk->pfn, false);
1286 return 1;
1287 }
6aa8b732 1288
140754bc
AK
1289 if (*sptep == shadow_trap_nonpresent_pte) {
1290 pseudo_gfn = (addr & PT64_DIR_BASE_ADDR_MASK) >> PAGE_SHIFT;
1291 sp = kvm_mmu_get_page(vcpu, pseudo_gfn, addr, level - 1,
1292 1, ACC_ALL, sptep);
1293 if (!sp) {
1294 pgprintk("nonpaging_map: ENOMEM\n");
1295 kvm_release_pfn_clean(walk->pfn);
1296 return -ENOMEM;
6aa8b732
AK
1297 }
1298
140754bc
AK
1299 set_shadow_pte(sptep,
1300 __pa(sp->spt)
1301 | PT_PRESENT_MASK | PT_WRITABLE_MASK
1302 | shadow_user_mask | shadow_x_mask);
6aa8b732 1303 }
140754bc
AK
1304 return 0;
1305}
1306
1307static int __direct_map(struct kvm_vcpu *vcpu, gpa_t v, int write,
1308 int largepage, gfn_t gfn, pfn_t pfn)
1309{
1310 int r;
1311 struct direct_shadow_walk walker = {
1312 .walker = { .entry = direct_map_entry, },
1313 .pfn = pfn,
1314 .largepage = largepage,
1315 .write = write,
1316 .pt_write = 0,
1317 };
1318
1319 r = walk_shadow(&walker.walker, vcpu, (gva_t)gfn << PAGE_SHIFT);
1320 if (r < 0)
1321 return r;
1322 return walker.pt_write;
6aa8b732
AK
1323}
1324
10589a46
MT
1325static int nonpaging_map(struct kvm_vcpu *vcpu, gva_t v, int write, gfn_t gfn)
1326{
1327 int r;
05da4558 1328 int largepage = 0;
35149e21 1329 pfn_t pfn;
e930bffe 1330 unsigned long mmu_seq;
aaee2c94
MT
1331
1332 down_read(&current->mm->mmap_sem);
05da4558
MT
1333 if (is_largepage_backed(vcpu, gfn & ~(KVM_PAGES_PER_HPAGE-1))) {
1334 gfn &= ~(KVM_PAGES_PER_HPAGE-1);
1335 largepage = 1;
1336 }
1337
e930bffe
AA
1338 mmu_seq = vcpu->kvm->mmu_notifier_seq;
1339 /* implicit mb(), we'll read before PT lock is unlocked */
35149e21 1340 pfn = gfn_to_pfn(vcpu->kvm, gfn);
72dc67a6 1341 up_read(&current->mm->mmap_sem);
aaee2c94 1342
d196e343 1343 /* mmio */
35149e21
AL
1344 if (is_error_pfn(pfn)) {
1345 kvm_release_pfn_clean(pfn);
d196e343
AK
1346 return 1;
1347 }
1348
aaee2c94 1349 spin_lock(&vcpu->kvm->mmu_lock);
e930bffe
AA
1350 if (mmu_notifier_retry(vcpu, mmu_seq))
1351 goto out_unlock;
eb787d10 1352 kvm_mmu_free_some_pages(vcpu);
6c41f428 1353 r = __direct_map(vcpu, v, write, largepage, gfn, pfn);
aaee2c94
MT
1354 spin_unlock(&vcpu->kvm->mmu_lock);
1355
aaee2c94 1356
10589a46 1357 return r;
e930bffe
AA
1358
1359out_unlock:
1360 spin_unlock(&vcpu->kvm->mmu_lock);
1361 kvm_release_pfn_clean(pfn);
1362 return 0;
10589a46
MT
1363}
1364
1365
17ac10ad
AK
1366static void mmu_free_roots(struct kvm_vcpu *vcpu)
1367{
1368 int i;
4db35314 1369 struct kvm_mmu_page *sp;
17ac10ad 1370
ad312c7c 1371 if (!VALID_PAGE(vcpu->arch.mmu.root_hpa))
7b53aa56 1372 return;
aaee2c94 1373 spin_lock(&vcpu->kvm->mmu_lock);
ad312c7c
ZX
1374 if (vcpu->arch.mmu.shadow_root_level == PT64_ROOT_LEVEL) {
1375 hpa_t root = vcpu->arch.mmu.root_hpa;
17ac10ad 1376
4db35314
AK
1377 sp = page_header(root);
1378 --sp->root_count;
2e53d63a
MT
1379 if (!sp->root_count && sp->role.invalid)
1380 kvm_mmu_zap_page(vcpu->kvm, sp);
ad312c7c 1381 vcpu->arch.mmu.root_hpa = INVALID_PAGE;
aaee2c94 1382 spin_unlock(&vcpu->kvm->mmu_lock);
17ac10ad
AK
1383 return;
1384 }
17ac10ad 1385 for (i = 0; i < 4; ++i) {
ad312c7c 1386 hpa_t root = vcpu->arch.mmu.pae_root[i];
17ac10ad 1387
417726a3 1388 if (root) {
417726a3 1389 root &= PT64_BASE_ADDR_MASK;
4db35314
AK
1390 sp = page_header(root);
1391 --sp->root_count;
2e53d63a
MT
1392 if (!sp->root_count && sp->role.invalid)
1393 kvm_mmu_zap_page(vcpu->kvm, sp);
417726a3 1394 }
ad312c7c 1395 vcpu->arch.mmu.pae_root[i] = INVALID_PAGE;
17ac10ad 1396 }
aaee2c94 1397 spin_unlock(&vcpu->kvm->mmu_lock);
ad312c7c 1398 vcpu->arch.mmu.root_hpa = INVALID_PAGE;
17ac10ad
AK
1399}
1400
1401static void mmu_alloc_roots(struct kvm_vcpu *vcpu)
1402{
1403 int i;
cea0f0e7 1404 gfn_t root_gfn;
4db35314 1405 struct kvm_mmu_page *sp;
fb72d167 1406 int metaphysical = 0;
3bb65a22 1407
ad312c7c 1408 root_gfn = vcpu->arch.cr3 >> PAGE_SHIFT;
17ac10ad 1409
ad312c7c
ZX
1410 if (vcpu->arch.mmu.shadow_root_level == PT64_ROOT_LEVEL) {
1411 hpa_t root = vcpu->arch.mmu.root_hpa;
17ac10ad
AK
1412
1413 ASSERT(!VALID_PAGE(root));
fb72d167
JR
1414 if (tdp_enabled)
1415 metaphysical = 1;
4db35314 1416 sp = kvm_mmu_get_page(vcpu, root_gfn, 0,
fb72d167
JR
1417 PT64_ROOT_LEVEL, metaphysical,
1418 ACC_ALL, NULL);
4db35314
AK
1419 root = __pa(sp->spt);
1420 ++sp->root_count;
ad312c7c 1421 vcpu->arch.mmu.root_hpa = root;
17ac10ad
AK
1422 return;
1423 }
fb72d167
JR
1424 metaphysical = !is_paging(vcpu);
1425 if (tdp_enabled)
1426 metaphysical = 1;
17ac10ad 1427 for (i = 0; i < 4; ++i) {
ad312c7c 1428 hpa_t root = vcpu->arch.mmu.pae_root[i];
17ac10ad
AK
1429
1430 ASSERT(!VALID_PAGE(root));
ad312c7c
ZX
1431 if (vcpu->arch.mmu.root_level == PT32E_ROOT_LEVEL) {
1432 if (!is_present_pte(vcpu->arch.pdptrs[i])) {
1433 vcpu->arch.mmu.pae_root[i] = 0;
417726a3
AK
1434 continue;
1435 }
ad312c7c
ZX
1436 root_gfn = vcpu->arch.pdptrs[i] >> PAGE_SHIFT;
1437 } else if (vcpu->arch.mmu.root_level == 0)
cea0f0e7 1438 root_gfn = 0;
4db35314 1439 sp = kvm_mmu_get_page(vcpu, root_gfn, i << 30,
fb72d167 1440 PT32_ROOT_LEVEL, metaphysical,
f7d9c7b7 1441 ACC_ALL, NULL);
4db35314
AK
1442 root = __pa(sp->spt);
1443 ++sp->root_count;
ad312c7c 1444 vcpu->arch.mmu.pae_root[i] = root | PT_PRESENT_MASK;
17ac10ad 1445 }
ad312c7c 1446 vcpu->arch.mmu.root_hpa = __pa(vcpu->arch.mmu.pae_root);
17ac10ad
AK
1447}
1448
6aa8b732
AK
1449static gpa_t nonpaging_gva_to_gpa(struct kvm_vcpu *vcpu, gva_t vaddr)
1450{
1451 return vaddr;
1452}
1453
1454static int nonpaging_page_fault(struct kvm_vcpu *vcpu, gva_t gva,
3f3e7124 1455 u32 error_code)
6aa8b732 1456{
e833240f 1457 gfn_t gfn;
e2dec939 1458 int r;
6aa8b732 1459
b8688d51 1460 pgprintk("%s: gva %lx error %x\n", __func__, gva, error_code);
e2dec939
AK
1461 r = mmu_topup_memory_caches(vcpu);
1462 if (r)
1463 return r;
714b93da 1464
6aa8b732 1465 ASSERT(vcpu);
ad312c7c 1466 ASSERT(VALID_PAGE(vcpu->arch.mmu.root_hpa));
6aa8b732 1467
e833240f 1468 gfn = gva >> PAGE_SHIFT;
6aa8b732 1469
e833240f
AK
1470 return nonpaging_map(vcpu, gva & PAGE_MASK,
1471 error_code & PFERR_WRITE_MASK, gfn);
6aa8b732
AK
1472}
1473
fb72d167
JR
1474static int tdp_page_fault(struct kvm_vcpu *vcpu, gva_t gpa,
1475 u32 error_code)
1476{
35149e21 1477 pfn_t pfn;
fb72d167 1478 int r;
05da4558
MT
1479 int largepage = 0;
1480 gfn_t gfn = gpa >> PAGE_SHIFT;
e930bffe 1481 unsigned long mmu_seq;
fb72d167
JR
1482
1483 ASSERT(vcpu);
1484 ASSERT(VALID_PAGE(vcpu->arch.mmu.root_hpa));
1485
1486 r = mmu_topup_memory_caches(vcpu);
1487 if (r)
1488 return r;
1489
1490 down_read(&current->mm->mmap_sem);
05da4558
MT
1491 if (is_largepage_backed(vcpu, gfn & ~(KVM_PAGES_PER_HPAGE-1))) {
1492 gfn &= ~(KVM_PAGES_PER_HPAGE-1);
1493 largepage = 1;
1494 }
e930bffe
AA
1495 mmu_seq = vcpu->kvm->mmu_notifier_seq;
1496 /* implicit mb(), we'll read before PT lock is unlocked */
35149e21 1497 pfn = gfn_to_pfn(vcpu->kvm, gfn);
3200f405 1498 up_read(&current->mm->mmap_sem);
35149e21
AL
1499 if (is_error_pfn(pfn)) {
1500 kvm_release_pfn_clean(pfn);
fb72d167
JR
1501 return 1;
1502 }
1503 spin_lock(&vcpu->kvm->mmu_lock);
e930bffe
AA
1504 if (mmu_notifier_retry(vcpu, mmu_seq))
1505 goto out_unlock;
fb72d167
JR
1506 kvm_mmu_free_some_pages(vcpu);
1507 r = __direct_map(vcpu, gpa, error_code & PFERR_WRITE_MASK,
6c41f428 1508 largepage, gfn, pfn);
fb72d167 1509 spin_unlock(&vcpu->kvm->mmu_lock);
fb72d167
JR
1510
1511 return r;
e930bffe
AA
1512
1513out_unlock:
1514 spin_unlock(&vcpu->kvm->mmu_lock);
1515 kvm_release_pfn_clean(pfn);
1516 return 0;
fb72d167
JR
1517}
1518
6aa8b732
AK
1519static void nonpaging_free(struct kvm_vcpu *vcpu)
1520{
17ac10ad 1521 mmu_free_roots(vcpu);
6aa8b732
AK
1522}
1523
1524static int nonpaging_init_context(struct kvm_vcpu *vcpu)
1525{
ad312c7c 1526 struct kvm_mmu *context = &vcpu->arch.mmu;
6aa8b732
AK
1527
1528 context->new_cr3 = nonpaging_new_cr3;
1529 context->page_fault = nonpaging_page_fault;
6aa8b732
AK
1530 context->gva_to_gpa = nonpaging_gva_to_gpa;
1531 context->free = nonpaging_free;
c7addb90 1532 context->prefetch_page = nonpaging_prefetch_page;
cea0f0e7 1533 context->root_level = 0;
6aa8b732 1534 context->shadow_root_level = PT32E_ROOT_LEVEL;
17c3ba9d 1535 context->root_hpa = INVALID_PAGE;
6aa8b732
AK
1536 return 0;
1537}
1538
d835dfec 1539void kvm_mmu_flush_tlb(struct kvm_vcpu *vcpu)
6aa8b732 1540{
1165f5fe 1541 ++vcpu->stat.tlb_flush;
cbdd1bea 1542 kvm_x86_ops->tlb_flush(vcpu);
6aa8b732
AK
1543}
1544
1545static void paging_new_cr3(struct kvm_vcpu *vcpu)
1546{
b8688d51 1547 pgprintk("%s: cr3 %lx\n", __func__, vcpu->arch.cr3);
cea0f0e7 1548 mmu_free_roots(vcpu);
6aa8b732
AK
1549}
1550
6aa8b732
AK
1551static void inject_page_fault(struct kvm_vcpu *vcpu,
1552 u64 addr,
1553 u32 err_code)
1554{
c3c91fee 1555 kvm_inject_page_fault(vcpu, addr, err_code);
6aa8b732
AK
1556}
1557
6aa8b732
AK
1558static void paging_free(struct kvm_vcpu *vcpu)
1559{
1560 nonpaging_free(vcpu);
1561}
1562
1563#define PTTYPE 64
1564#include "paging_tmpl.h"
1565#undef PTTYPE
1566
1567#define PTTYPE 32
1568#include "paging_tmpl.h"
1569#undef PTTYPE
1570
17ac10ad 1571static int paging64_init_context_common(struct kvm_vcpu *vcpu, int level)
6aa8b732 1572{
ad312c7c 1573 struct kvm_mmu *context = &vcpu->arch.mmu;
6aa8b732
AK
1574
1575 ASSERT(is_pae(vcpu));
1576 context->new_cr3 = paging_new_cr3;
1577 context->page_fault = paging64_page_fault;
6aa8b732 1578 context->gva_to_gpa = paging64_gva_to_gpa;
c7addb90 1579 context->prefetch_page = paging64_prefetch_page;
6aa8b732 1580 context->free = paging_free;
17ac10ad
AK
1581 context->root_level = level;
1582 context->shadow_root_level = level;
17c3ba9d 1583 context->root_hpa = INVALID_PAGE;
6aa8b732
AK
1584 return 0;
1585}
1586
17ac10ad
AK
1587static int paging64_init_context(struct kvm_vcpu *vcpu)
1588{
1589 return paging64_init_context_common(vcpu, PT64_ROOT_LEVEL);
1590}
1591
6aa8b732
AK
1592static int paging32_init_context(struct kvm_vcpu *vcpu)
1593{
ad312c7c 1594 struct kvm_mmu *context = &vcpu->arch.mmu;
6aa8b732
AK
1595
1596 context->new_cr3 = paging_new_cr3;
1597 context->page_fault = paging32_page_fault;
6aa8b732
AK
1598 context->gva_to_gpa = paging32_gva_to_gpa;
1599 context->free = paging_free;
c7addb90 1600 context->prefetch_page = paging32_prefetch_page;
6aa8b732
AK
1601 context->root_level = PT32_ROOT_LEVEL;
1602 context->shadow_root_level = PT32E_ROOT_LEVEL;
17c3ba9d 1603 context->root_hpa = INVALID_PAGE;
6aa8b732
AK
1604 return 0;
1605}
1606
1607static int paging32E_init_context(struct kvm_vcpu *vcpu)
1608{
17ac10ad 1609 return paging64_init_context_common(vcpu, PT32E_ROOT_LEVEL);
6aa8b732
AK
1610}
1611
fb72d167
JR
1612static int init_kvm_tdp_mmu(struct kvm_vcpu *vcpu)
1613{
1614 struct kvm_mmu *context = &vcpu->arch.mmu;
1615
1616 context->new_cr3 = nonpaging_new_cr3;
1617 context->page_fault = tdp_page_fault;
1618 context->free = nonpaging_free;
1619 context->prefetch_page = nonpaging_prefetch_page;
67253af5 1620 context->shadow_root_level = kvm_x86_ops->get_tdp_level();
fb72d167
JR
1621 context->root_hpa = INVALID_PAGE;
1622
1623 if (!is_paging(vcpu)) {
1624 context->gva_to_gpa = nonpaging_gva_to_gpa;
1625 context->root_level = 0;
1626 } else if (is_long_mode(vcpu)) {
1627 context->gva_to_gpa = paging64_gva_to_gpa;
1628 context->root_level = PT64_ROOT_LEVEL;
1629 } else if (is_pae(vcpu)) {
1630 context->gva_to_gpa = paging64_gva_to_gpa;
1631 context->root_level = PT32E_ROOT_LEVEL;
1632 } else {
1633 context->gva_to_gpa = paging32_gva_to_gpa;
1634 context->root_level = PT32_ROOT_LEVEL;
1635 }
1636
1637 return 0;
1638}
1639
1640static int init_kvm_softmmu(struct kvm_vcpu *vcpu)
6aa8b732
AK
1641{
1642 ASSERT(vcpu);
ad312c7c 1643 ASSERT(!VALID_PAGE(vcpu->arch.mmu.root_hpa));
6aa8b732
AK
1644
1645 if (!is_paging(vcpu))
1646 return nonpaging_init_context(vcpu);
a9058ecd 1647 else if (is_long_mode(vcpu))
6aa8b732
AK
1648 return paging64_init_context(vcpu);
1649 else if (is_pae(vcpu))
1650 return paging32E_init_context(vcpu);
1651 else
1652 return paging32_init_context(vcpu);
1653}
1654
fb72d167
JR
1655static int init_kvm_mmu(struct kvm_vcpu *vcpu)
1656{
35149e21
AL
1657 vcpu->arch.update_pte.pfn = bad_pfn;
1658
fb72d167
JR
1659 if (tdp_enabled)
1660 return init_kvm_tdp_mmu(vcpu);
1661 else
1662 return init_kvm_softmmu(vcpu);
1663}
1664
6aa8b732
AK
1665static void destroy_kvm_mmu(struct kvm_vcpu *vcpu)
1666{
1667 ASSERT(vcpu);
ad312c7c
ZX
1668 if (VALID_PAGE(vcpu->arch.mmu.root_hpa)) {
1669 vcpu->arch.mmu.free(vcpu);
1670 vcpu->arch.mmu.root_hpa = INVALID_PAGE;
6aa8b732
AK
1671 }
1672}
1673
1674int kvm_mmu_reset_context(struct kvm_vcpu *vcpu)
17c3ba9d
AK
1675{
1676 destroy_kvm_mmu(vcpu);
1677 return init_kvm_mmu(vcpu);
1678}
8668a3c4 1679EXPORT_SYMBOL_GPL(kvm_mmu_reset_context);
17c3ba9d
AK
1680
1681int kvm_mmu_load(struct kvm_vcpu *vcpu)
6aa8b732 1682{
714b93da
AK
1683 int r;
1684
e2dec939 1685 r = mmu_topup_memory_caches(vcpu);
17c3ba9d
AK
1686 if (r)
1687 goto out;
aaee2c94 1688 spin_lock(&vcpu->kvm->mmu_lock);
eb787d10 1689 kvm_mmu_free_some_pages(vcpu);
17c3ba9d 1690 mmu_alloc_roots(vcpu);
aaee2c94 1691 spin_unlock(&vcpu->kvm->mmu_lock);
ad312c7c 1692 kvm_x86_ops->set_cr3(vcpu, vcpu->arch.mmu.root_hpa);
17c3ba9d 1693 kvm_mmu_flush_tlb(vcpu);
714b93da
AK
1694out:
1695 return r;
6aa8b732 1696}
17c3ba9d
AK
1697EXPORT_SYMBOL_GPL(kvm_mmu_load);
1698
1699void kvm_mmu_unload(struct kvm_vcpu *vcpu)
1700{
1701 mmu_free_roots(vcpu);
1702}
6aa8b732 1703
09072daf 1704static void mmu_pte_write_zap_pte(struct kvm_vcpu *vcpu,
4db35314 1705 struct kvm_mmu_page *sp,
ac1b714e
AK
1706 u64 *spte)
1707{
1708 u64 pte;
1709 struct kvm_mmu_page *child;
1710
1711 pte = *spte;
c7addb90 1712 if (is_shadow_present_pte(pte)) {
05da4558
MT
1713 if (sp->role.level == PT_PAGE_TABLE_LEVEL ||
1714 is_large_pte(pte))
290fc38d 1715 rmap_remove(vcpu->kvm, spte);
ac1b714e
AK
1716 else {
1717 child = page_header(pte & PT64_BASE_ADDR_MASK);
90cb0529 1718 mmu_page_remove_parent_pte(child, spte);
ac1b714e
AK
1719 }
1720 }
c7addb90 1721 set_shadow_pte(spte, shadow_trap_nonpresent_pte);
05da4558
MT
1722 if (is_large_pte(pte))
1723 --vcpu->kvm->stat.lpages;
ac1b714e
AK
1724}
1725
0028425f 1726static void mmu_pte_write_new_pte(struct kvm_vcpu *vcpu,
4db35314 1727 struct kvm_mmu_page *sp,
0028425f 1728 u64 *spte,
489f1d65 1729 const void *new)
0028425f 1730{
30945387
MT
1731 if (sp->role.level != PT_PAGE_TABLE_LEVEL) {
1732 if (!vcpu->arch.update_pte.largepage ||
1733 sp->role.glevels == PT32_ROOT_LEVEL) {
1734 ++vcpu->kvm->stat.mmu_pde_zapped;
1735 return;
1736 }
1737 }
0028425f 1738
4cee5764 1739 ++vcpu->kvm->stat.mmu_pte_updated;
4db35314 1740 if (sp->role.glevels == PT32_ROOT_LEVEL)
489f1d65 1741 paging32_update_pte(vcpu, sp, spte, new);
0028425f 1742 else
489f1d65 1743 paging64_update_pte(vcpu, sp, spte, new);
0028425f
AK
1744}
1745
79539cec
AK
1746static bool need_remote_flush(u64 old, u64 new)
1747{
1748 if (!is_shadow_present_pte(old))
1749 return false;
1750 if (!is_shadow_present_pte(new))
1751 return true;
1752 if ((old ^ new) & PT64_BASE_ADDR_MASK)
1753 return true;
1754 old ^= PT64_NX_MASK;
1755 new ^= PT64_NX_MASK;
1756 return (old & ~new & PT64_PERM_MASK) != 0;
1757}
1758
1759static void mmu_pte_write_flush_tlb(struct kvm_vcpu *vcpu, u64 old, u64 new)
1760{
1761 if (need_remote_flush(old, new))
1762 kvm_flush_remote_tlbs(vcpu->kvm);
1763 else
1764 kvm_mmu_flush_tlb(vcpu);
1765}
1766
12b7d28f
AK
1767static bool last_updated_pte_accessed(struct kvm_vcpu *vcpu)
1768{
ad312c7c 1769 u64 *spte = vcpu->arch.last_pte_updated;
12b7d28f 1770
7b52345e 1771 return !!(spte && (*spte & shadow_accessed_mask));
12b7d28f
AK
1772}
1773
d7824fff
AK
1774static void mmu_guess_page_from_pte_write(struct kvm_vcpu *vcpu, gpa_t gpa,
1775 const u8 *new, int bytes)
1776{
1777 gfn_t gfn;
1778 int r;
1779 u64 gpte = 0;
35149e21 1780 pfn_t pfn;
d7824fff 1781
05da4558
MT
1782 vcpu->arch.update_pte.largepage = 0;
1783
d7824fff
AK
1784 if (bytes != 4 && bytes != 8)
1785 return;
1786
1787 /*
1788 * Assume that the pte write on a page table of the same type
1789 * as the current vcpu paging mode. This is nearly always true
1790 * (might be false while changing modes). Note it is verified later
1791 * by update_pte().
1792 */
1793 if (is_pae(vcpu)) {
1794 /* Handle a 32-bit guest writing two halves of a 64-bit gpte */
1795 if ((bytes == 4) && (gpa % 4 == 0)) {
1796 r = kvm_read_guest(vcpu->kvm, gpa & ~(u64)7, &gpte, 8);
1797 if (r)
1798 return;
1799 memcpy((void *)&gpte + (gpa % 8), new, 4);
1800 } else if ((bytes == 8) && (gpa % 8 == 0)) {
1801 memcpy((void *)&gpte, new, 8);
1802 }
1803 } else {
1804 if ((bytes == 4) && (gpa % 4 == 0))
1805 memcpy((void *)&gpte, new, 4);
1806 }
1807 if (!is_present_pte(gpte))
1808 return;
1809 gfn = (gpte & PT64_BASE_ADDR_MASK) >> PAGE_SHIFT;
72dc67a6 1810
05da4558
MT
1811 down_read(&current->mm->mmap_sem);
1812 if (is_large_pte(gpte) && is_largepage_backed(vcpu, gfn)) {
1813 gfn &= ~(KVM_PAGES_PER_HPAGE-1);
1814 vcpu->arch.update_pte.largepage = 1;
1815 }
e930bffe
AA
1816 vcpu->arch.update_pte.mmu_seq = vcpu->kvm->mmu_notifier_seq;
1817 /* implicit mb(), we'll read before PT lock is unlocked */
35149e21 1818 pfn = gfn_to_pfn(vcpu->kvm, gfn);
05da4558 1819 up_read(&current->mm->mmap_sem);
72dc67a6 1820
35149e21
AL
1821 if (is_error_pfn(pfn)) {
1822 kvm_release_pfn_clean(pfn);
d196e343
AK
1823 return;
1824 }
d7824fff 1825 vcpu->arch.update_pte.gfn = gfn;
35149e21 1826 vcpu->arch.update_pte.pfn = pfn;
d7824fff
AK
1827}
1828
1b7fcd32
AK
1829static void kvm_mmu_access_page(struct kvm_vcpu *vcpu, gfn_t gfn)
1830{
1831 u64 *spte = vcpu->arch.last_pte_updated;
1832
1833 if (spte
1834 && vcpu->arch.last_pte_gfn == gfn
1835 && shadow_accessed_mask
1836 && !(*spte & shadow_accessed_mask)
1837 && is_shadow_present_pte(*spte))
1838 set_bit(PT_ACCESSED_SHIFT, (unsigned long *)spte);
1839}
1840
09072daf 1841void kvm_mmu_pte_write(struct kvm_vcpu *vcpu, gpa_t gpa,
fe551881 1842 const u8 *new, int bytes)
da4a00f0 1843{
9b7a0325 1844 gfn_t gfn = gpa >> PAGE_SHIFT;
4db35314 1845 struct kvm_mmu_page *sp;
0e7bc4b9 1846 struct hlist_node *node, *n;
9b7a0325
AK
1847 struct hlist_head *bucket;
1848 unsigned index;
489f1d65 1849 u64 entry, gentry;
9b7a0325 1850 u64 *spte;
9b7a0325 1851 unsigned offset = offset_in_page(gpa);
0e7bc4b9 1852 unsigned pte_size;
9b7a0325 1853 unsigned page_offset;
0e7bc4b9 1854 unsigned misaligned;
fce0657f 1855 unsigned quadrant;
9b7a0325 1856 int level;
86a5ba02 1857 int flooded = 0;
ac1b714e 1858 int npte;
489f1d65 1859 int r;
9b7a0325 1860
b8688d51 1861 pgprintk("%s: gpa %llx bytes %d\n", __func__, gpa, bytes);
d7824fff 1862 mmu_guess_page_from_pte_write(vcpu, gpa, new, bytes);
aaee2c94 1863 spin_lock(&vcpu->kvm->mmu_lock);
1b7fcd32 1864 kvm_mmu_access_page(vcpu, gfn);
eb787d10 1865 kvm_mmu_free_some_pages(vcpu);
4cee5764 1866 ++vcpu->kvm->stat.mmu_pte_write;
c7addb90 1867 kvm_mmu_audit(vcpu, "pre pte write");
ad312c7c 1868 if (gfn == vcpu->arch.last_pt_write_gfn
12b7d28f 1869 && !last_updated_pte_accessed(vcpu)) {
ad312c7c
ZX
1870 ++vcpu->arch.last_pt_write_count;
1871 if (vcpu->arch.last_pt_write_count >= 3)
86a5ba02
AK
1872 flooded = 1;
1873 } else {
ad312c7c
ZX
1874 vcpu->arch.last_pt_write_gfn = gfn;
1875 vcpu->arch.last_pt_write_count = 1;
1876 vcpu->arch.last_pte_updated = NULL;
86a5ba02 1877 }
1ae0a13d 1878 index = kvm_page_table_hashfn(gfn);
f05e70ac 1879 bucket = &vcpu->kvm->arch.mmu_page_hash[index];
4db35314 1880 hlist_for_each_entry_safe(sp, node, n, bucket, hash_link) {
5b5c6a5a 1881 if (sp->gfn != gfn || sp->role.metaphysical || sp->role.invalid)
9b7a0325 1882 continue;
4db35314 1883 pte_size = sp->role.glevels == PT32_ROOT_LEVEL ? 4 : 8;
0e7bc4b9 1884 misaligned = (offset ^ (offset + bytes - 1)) & ~(pte_size - 1);
e925c5ba 1885 misaligned |= bytes < 4;
86a5ba02 1886 if (misaligned || flooded) {
0e7bc4b9
AK
1887 /*
1888 * Misaligned accesses are too much trouble to fix
1889 * up; also, they usually indicate a page is not used
1890 * as a page table.
86a5ba02
AK
1891 *
1892 * If we're seeing too many writes to a page,
1893 * it may no longer be a page table, or we may be
1894 * forking, in which case it is better to unmap the
1895 * page.
0e7bc4b9
AK
1896 */
1897 pgprintk("misaligned: gpa %llx bytes %d role %x\n",
4db35314
AK
1898 gpa, bytes, sp->role.word);
1899 kvm_mmu_zap_page(vcpu->kvm, sp);
4cee5764 1900 ++vcpu->kvm->stat.mmu_flooded;
0e7bc4b9
AK
1901 continue;
1902 }
9b7a0325 1903 page_offset = offset;
4db35314 1904 level = sp->role.level;
ac1b714e 1905 npte = 1;
4db35314 1906 if (sp->role.glevels == PT32_ROOT_LEVEL) {
ac1b714e
AK
1907 page_offset <<= 1; /* 32->64 */
1908 /*
1909 * A 32-bit pde maps 4MB while the shadow pdes map
1910 * only 2MB. So we need to double the offset again
1911 * and zap two pdes instead of one.
1912 */
1913 if (level == PT32_ROOT_LEVEL) {
6b8d0f9b 1914 page_offset &= ~7; /* kill rounding error */
ac1b714e
AK
1915 page_offset <<= 1;
1916 npte = 2;
1917 }
fce0657f 1918 quadrant = page_offset >> PAGE_SHIFT;
9b7a0325 1919 page_offset &= ~PAGE_MASK;
4db35314 1920 if (quadrant != sp->role.quadrant)
fce0657f 1921 continue;
9b7a0325 1922 }
4db35314 1923 spte = &sp->spt[page_offset / sizeof(*spte)];
489f1d65
DE
1924 if ((gpa & (pte_size - 1)) || (bytes < pte_size)) {
1925 gentry = 0;
1926 r = kvm_read_guest_atomic(vcpu->kvm,
1927 gpa & ~(u64)(pte_size - 1),
1928 &gentry, pte_size);
1929 new = (const void *)&gentry;
1930 if (r < 0)
1931 new = NULL;
1932 }
ac1b714e 1933 while (npte--) {
79539cec 1934 entry = *spte;
4db35314 1935 mmu_pte_write_zap_pte(vcpu, sp, spte);
489f1d65
DE
1936 if (new)
1937 mmu_pte_write_new_pte(vcpu, sp, spte, new);
79539cec 1938 mmu_pte_write_flush_tlb(vcpu, entry, *spte);
ac1b714e 1939 ++spte;
9b7a0325 1940 }
9b7a0325 1941 }
c7addb90 1942 kvm_mmu_audit(vcpu, "post pte write");
aaee2c94 1943 spin_unlock(&vcpu->kvm->mmu_lock);
35149e21
AL
1944 if (!is_error_pfn(vcpu->arch.update_pte.pfn)) {
1945 kvm_release_pfn_clean(vcpu->arch.update_pte.pfn);
1946 vcpu->arch.update_pte.pfn = bad_pfn;
d7824fff 1947 }
da4a00f0
AK
1948}
1949
a436036b
AK
1950int kvm_mmu_unprotect_page_virt(struct kvm_vcpu *vcpu, gva_t gva)
1951{
10589a46
MT
1952 gpa_t gpa;
1953 int r;
a436036b 1954
10589a46 1955 gpa = vcpu->arch.mmu.gva_to_gpa(vcpu, gva);
10589a46 1956
aaee2c94 1957 spin_lock(&vcpu->kvm->mmu_lock);
10589a46 1958 r = kvm_mmu_unprotect_page(vcpu->kvm, gpa >> PAGE_SHIFT);
aaee2c94 1959 spin_unlock(&vcpu->kvm->mmu_lock);
10589a46 1960 return r;
a436036b 1961}
577bdc49 1962EXPORT_SYMBOL_GPL(kvm_mmu_unprotect_page_virt);
a436036b 1963
22d95b12 1964void __kvm_mmu_free_some_pages(struct kvm_vcpu *vcpu)
ebeace86 1965{
f05e70ac 1966 while (vcpu->kvm->arch.n_free_mmu_pages < KVM_REFILL_PAGES) {
4db35314 1967 struct kvm_mmu_page *sp;
ebeace86 1968
f05e70ac 1969 sp = container_of(vcpu->kvm->arch.active_mmu_pages.prev,
4db35314
AK
1970 struct kvm_mmu_page, link);
1971 kvm_mmu_zap_page(vcpu->kvm, sp);
4cee5764 1972 ++vcpu->kvm->stat.mmu_recycled;
ebeace86
AK
1973 }
1974}
ebeace86 1975
3067714c
AK
1976int kvm_mmu_page_fault(struct kvm_vcpu *vcpu, gva_t cr2, u32 error_code)
1977{
1978 int r;
1979 enum emulation_result er;
1980
ad312c7c 1981 r = vcpu->arch.mmu.page_fault(vcpu, cr2, error_code);
3067714c
AK
1982 if (r < 0)
1983 goto out;
1984
1985 if (!r) {
1986 r = 1;
1987 goto out;
1988 }
1989
b733bfb5
AK
1990 r = mmu_topup_memory_caches(vcpu);
1991 if (r)
1992 goto out;
1993
3067714c 1994 er = emulate_instruction(vcpu, vcpu->run, cr2, error_code, 0);
3067714c
AK
1995
1996 switch (er) {
1997 case EMULATE_DONE:
1998 return 1;
1999 case EMULATE_DO_MMIO:
2000 ++vcpu->stat.mmio_exits;
2001 return 0;
2002 case EMULATE_FAIL:
2003 kvm_report_emulation_failure(vcpu, "pagetable");
2004 return 1;
2005 default:
2006 BUG();
2007 }
2008out:
3067714c
AK
2009 return r;
2010}
2011EXPORT_SYMBOL_GPL(kvm_mmu_page_fault);
2012
18552672
JR
2013void kvm_enable_tdp(void)
2014{
2015 tdp_enabled = true;
2016}
2017EXPORT_SYMBOL_GPL(kvm_enable_tdp);
2018
5f4cb662
JR
2019void kvm_disable_tdp(void)
2020{
2021 tdp_enabled = false;
2022}
2023EXPORT_SYMBOL_GPL(kvm_disable_tdp);
2024
6aa8b732
AK
2025static void free_mmu_pages(struct kvm_vcpu *vcpu)
2026{
4db35314 2027 struct kvm_mmu_page *sp;
6aa8b732 2028
f05e70ac
ZX
2029 while (!list_empty(&vcpu->kvm->arch.active_mmu_pages)) {
2030 sp = container_of(vcpu->kvm->arch.active_mmu_pages.next,
4db35314
AK
2031 struct kvm_mmu_page, link);
2032 kvm_mmu_zap_page(vcpu->kvm, sp);
8d2d73b9 2033 cond_resched();
f51234c2 2034 }
ad312c7c 2035 free_page((unsigned long)vcpu->arch.mmu.pae_root);
6aa8b732
AK
2036}
2037
2038static int alloc_mmu_pages(struct kvm_vcpu *vcpu)
2039{
17ac10ad 2040 struct page *page;
6aa8b732
AK
2041 int i;
2042
2043 ASSERT(vcpu);
2044
f05e70ac
ZX
2045 if (vcpu->kvm->arch.n_requested_mmu_pages)
2046 vcpu->kvm->arch.n_free_mmu_pages =
2047 vcpu->kvm->arch.n_requested_mmu_pages;
82ce2c96 2048 else
f05e70ac
ZX
2049 vcpu->kvm->arch.n_free_mmu_pages =
2050 vcpu->kvm->arch.n_alloc_mmu_pages;
17ac10ad
AK
2051 /*
2052 * When emulating 32-bit mode, cr3 is only 32 bits even on x86_64.
2053 * Therefore we need to allocate shadow page tables in the first
2054 * 4GB of memory, which happens to fit the DMA32 zone.
2055 */
2056 page = alloc_page(GFP_KERNEL | __GFP_DMA32);
2057 if (!page)
2058 goto error_1;
ad312c7c 2059 vcpu->arch.mmu.pae_root = page_address(page);
17ac10ad 2060 for (i = 0; i < 4; ++i)
ad312c7c 2061 vcpu->arch.mmu.pae_root[i] = INVALID_PAGE;
17ac10ad 2062
6aa8b732
AK
2063 return 0;
2064
2065error_1:
2066 free_mmu_pages(vcpu);
2067 return -ENOMEM;
2068}
2069
8018c27b 2070int kvm_mmu_create(struct kvm_vcpu *vcpu)
6aa8b732 2071{
6aa8b732 2072 ASSERT(vcpu);
ad312c7c 2073 ASSERT(!VALID_PAGE(vcpu->arch.mmu.root_hpa));
6aa8b732 2074
8018c27b
IM
2075 return alloc_mmu_pages(vcpu);
2076}
6aa8b732 2077
8018c27b
IM
2078int kvm_mmu_setup(struct kvm_vcpu *vcpu)
2079{
2080 ASSERT(vcpu);
ad312c7c 2081 ASSERT(!VALID_PAGE(vcpu->arch.mmu.root_hpa));
2c264957 2082
8018c27b 2083 return init_kvm_mmu(vcpu);
6aa8b732
AK
2084}
2085
2086void kvm_mmu_destroy(struct kvm_vcpu *vcpu)
2087{
2088 ASSERT(vcpu);
2089
2090 destroy_kvm_mmu(vcpu);
2091 free_mmu_pages(vcpu);
714b93da 2092 mmu_free_memory_caches(vcpu);
6aa8b732
AK
2093}
2094
90cb0529 2095void kvm_mmu_slot_remove_write_access(struct kvm *kvm, int slot)
6aa8b732 2096{
4db35314 2097 struct kvm_mmu_page *sp;
6aa8b732 2098
f05e70ac 2099 list_for_each_entry(sp, &kvm->arch.active_mmu_pages, link) {
6aa8b732
AK
2100 int i;
2101 u64 *pt;
2102
4db35314 2103 if (!test_bit(slot, &sp->slot_bitmap))
6aa8b732
AK
2104 continue;
2105
4db35314 2106 pt = sp->spt;
6aa8b732
AK
2107 for (i = 0; i < PT64_ENT_PER_PAGE; ++i)
2108 /* avoid RMW */
9647c14c 2109 if (pt[i] & PT_WRITABLE_MASK)
6aa8b732 2110 pt[i] &= ~PT_WRITABLE_MASK;
6aa8b732
AK
2111 }
2112}
37a7d8b0 2113
90cb0529 2114void kvm_mmu_zap_all(struct kvm *kvm)
e0fa826f 2115{
4db35314 2116 struct kvm_mmu_page *sp, *node;
e0fa826f 2117
aaee2c94 2118 spin_lock(&kvm->mmu_lock);
f05e70ac 2119 list_for_each_entry_safe(sp, node, &kvm->arch.active_mmu_pages, link)
4db35314 2120 kvm_mmu_zap_page(kvm, sp);
aaee2c94 2121 spin_unlock(&kvm->mmu_lock);
e0fa826f 2122
90cb0529 2123 kvm_flush_remote_tlbs(kvm);
e0fa826f
DL
2124}
2125
8b2cf73c 2126static void kvm_mmu_remove_one_alloc_mmu_page(struct kvm *kvm)
3ee16c81
IE
2127{
2128 struct kvm_mmu_page *page;
2129
2130 page = container_of(kvm->arch.active_mmu_pages.prev,
2131 struct kvm_mmu_page, link);
2132 kvm_mmu_zap_page(kvm, page);
2133}
2134
2135static int mmu_shrink(int nr_to_scan, gfp_t gfp_mask)
2136{
2137 struct kvm *kvm;
2138 struct kvm *kvm_freed = NULL;
2139 int cache_count = 0;
2140
2141 spin_lock(&kvm_lock);
2142
2143 list_for_each_entry(kvm, &vm_list, vm_list) {
2144 int npages;
2145
5a4c9288
MT
2146 if (!down_read_trylock(&kvm->slots_lock))
2147 continue;
3ee16c81
IE
2148 spin_lock(&kvm->mmu_lock);
2149 npages = kvm->arch.n_alloc_mmu_pages -
2150 kvm->arch.n_free_mmu_pages;
2151 cache_count += npages;
2152 if (!kvm_freed && nr_to_scan > 0 && npages > 0) {
2153 kvm_mmu_remove_one_alloc_mmu_page(kvm);
2154 cache_count--;
2155 kvm_freed = kvm;
2156 }
2157 nr_to_scan--;
2158
2159 spin_unlock(&kvm->mmu_lock);
5a4c9288 2160 up_read(&kvm->slots_lock);
3ee16c81
IE
2161 }
2162 if (kvm_freed)
2163 list_move_tail(&kvm_freed->vm_list, &vm_list);
2164
2165 spin_unlock(&kvm_lock);
2166
2167 return cache_count;
2168}
2169
2170static struct shrinker mmu_shrinker = {
2171 .shrink = mmu_shrink,
2172 .seeks = DEFAULT_SEEKS * 10,
2173};
2174
2ddfd20e 2175static void mmu_destroy_caches(void)
b5a33a75
AK
2176{
2177 if (pte_chain_cache)
2178 kmem_cache_destroy(pte_chain_cache);
2179 if (rmap_desc_cache)
2180 kmem_cache_destroy(rmap_desc_cache);
d3d25b04
AK
2181 if (mmu_page_header_cache)
2182 kmem_cache_destroy(mmu_page_header_cache);
b5a33a75
AK
2183}
2184
3ee16c81
IE
2185void kvm_mmu_module_exit(void)
2186{
2187 mmu_destroy_caches();
2188 unregister_shrinker(&mmu_shrinker);
2189}
2190
b5a33a75
AK
2191int kvm_mmu_module_init(void)
2192{
2193 pte_chain_cache = kmem_cache_create("kvm_pte_chain",
2194 sizeof(struct kvm_pte_chain),
20c2df83 2195 0, 0, NULL);
b5a33a75
AK
2196 if (!pte_chain_cache)
2197 goto nomem;
2198 rmap_desc_cache = kmem_cache_create("kvm_rmap_desc",
2199 sizeof(struct kvm_rmap_desc),
20c2df83 2200 0, 0, NULL);
b5a33a75
AK
2201 if (!rmap_desc_cache)
2202 goto nomem;
2203
d3d25b04
AK
2204 mmu_page_header_cache = kmem_cache_create("kvm_mmu_page_header",
2205 sizeof(struct kvm_mmu_page),
20c2df83 2206 0, 0, NULL);
d3d25b04
AK
2207 if (!mmu_page_header_cache)
2208 goto nomem;
2209
3ee16c81
IE
2210 register_shrinker(&mmu_shrinker);
2211
b5a33a75
AK
2212 return 0;
2213
2214nomem:
3ee16c81 2215 mmu_destroy_caches();
b5a33a75
AK
2216 return -ENOMEM;
2217}
2218
3ad82a7e
ZX
2219/*
2220 * Caculate mmu pages needed for kvm.
2221 */
2222unsigned int kvm_mmu_calculate_mmu_pages(struct kvm *kvm)
2223{
2224 int i;
2225 unsigned int nr_mmu_pages;
2226 unsigned int nr_pages = 0;
2227
2228 for (i = 0; i < kvm->nmemslots; i++)
2229 nr_pages += kvm->memslots[i].npages;
2230
2231 nr_mmu_pages = nr_pages * KVM_PERMILLE_MMU_PAGES / 1000;
2232 nr_mmu_pages = max(nr_mmu_pages,
2233 (unsigned int) KVM_MIN_ALLOC_MMU_PAGES);
2234
2235 return nr_mmu_pages;
2236}
2237
2f333bcb
MT
2238static void *pv_mmu_peek_buffer(struct kvm_pv_mmu_op_buffer *buffer,
2239 unsigned len)
2240{
2241 if (len > buffer->len)
2242 return NULL;
2243 return buffer->ptr;
2244}
2245
2246static void *pv_mmu_read_buffer(struct kvm_pv_mmu_op_buffer *buffer,
2247 unsigned len)
2248{
2249 void *ret;
2250
2251 ret = pv_mmu_peek_buffer(buffer, len);
2252 if (!ret)
2253 return ret;
2254 buffer->ptr += len;
2255 buffer->len -= len;
2256 buffer->processed += len;
2257 return ret;
2258}
2259
2260static int kvm_pv_mmu_write(struct kvm_vcpu *vcpu,
2261 gpa_t addr, gpa_t value)
2262{
2263 int bytes = 8;
2264 int r;
2265
2266 if (!is_long_mode(vcpu) && !is_pae(vcpu))
2267 bytes = 4;
2268
2269 r = mmu_topup_memory_caches(vcpu);
2270 if (r)
2271 return r;
2272
3200f405 2273 if (!emulator_write_phys(vcpu, addr, &value, bytes))
2f333bcb
MT
2274 return -EFAULT;
2275
2276 return 1;
2277}
2278
2279static int kvm_pv_mmu_flush_tlb(struct kvm_vcpu *vcpu)
2280{
2281 kvm_x86_ops->tlb_flush(vcpu);
2282 return 1;
2283}
2284
2285static int kvm_pv_mmu_release_pt(struct kvm_vcpu *vcpu, gpa_t addr)
2286{
2287 spin_lock(&vcpu->kvm->mmu_lock);
2288 mmu_unshadow(vcpu->kvm, addr >> PAGE_SHIFT);
2289 spin_unlock(&vcpu->kvm->mmu_lock);
2290 return 1;
2291}
2292
2293static int kvm_pv_mmu_op_one(struct kvm_vcpu *vcpu,
2294 struct kvm_pv_mmu_op_buffer *buffer)
2295{
2296 struct kvm_mmu_op_header *header;
2297
2298 header = pv_mmu_peek_buffer(buffer, sizeof *header);
2299 if (!header)
2300 return 0;
2301 switch (header->op) {
2302 case KVM_MMU_OP_WRITE_PTE: {
2303 struct kvm_mmu_op_write_pte *wpte;
2304
2305 wpte = pv_mmu_read_buffer(buffer, sizeof *wpte);
2306 if (!wpte)
2307 return 0;
2308 return kvm_pv_mmu_write(vcpu, wpte->pte_phys,
2309 wpte->pte_val);
2310 }
2311 case KVM_MMU_OP_FLUSH_TLB: {
2312 struct kvm_mmu_op_flush_tlb *ftlb;
2313
2314 ftlb = pv_mmu_read_buffer(buffer, sizeof *ftlb);
2315 if (!ftlb)
2316 return 0;
2317 return kvm_pv_mmu_flush_tlb(vcpu);
2318 }
2319 case KVM_MMU_OP_RELEASE_PT: {
2320 struct kvm_mmu_op_release_pt *rpt;
2321
2322 rpt = pv_mmu_read_buffer(buffer, sizeof *rpt);
2323 if (!rpt)
2324 return 0;
2325 return kvm_pv_mmu_release_pt(vcpu, rpt->pt_phys);
2326 }
2327 default: return 0;
2328 }
2329}
2330
2331int kvm_pv_mmu_op(struct kvm_vcpu *vcpu, unsigned long bytes,
2332 gpa_t addr, unsigned long *ret)
2333{
2334 int r;
6ad18fba 2335 struct kvm_pv_mmu_op_buffer *buffer = &vcpu->arch.mmu_op_buffer;
2f333bcb 2336
6ad18fba
DH
2337 buffer->ptr = buffer->buf;
2338 buffer->len = min_t(unsigned long, bytes, sizeof buffer->buf);
2339 buffer->processed = 0;
2f333bcb 2340
6ad18fba 2341 r = kvm_read_guest(vcpu->kvm, addr, buffer->buf, buffer->len);
2f333bcb
MT
2342 if (r)
2343 goto out;
2344
6ad18fba
DH
2345 while (buffer->len) {
2346 r = kvm_pv_mmu_op_one(vcpu, buffer);
2f333bcb
MT
2347 if (r < 0)
2348 goto out;
2349 if (r == 0)
2350 break;
2351 }
2352
2353 r = 1;
2354out:
6ad18fba 2355 *ret = buffer->processed;
2f333bcb
MT
2356 return r;
2357}
2358
37a7d8b0
AK
2359#ifdef AUDIT
2360
2361static const char *audit_msg;
2362
2363static gva_t canonicalize(gva_t gva)
2364{
2365#ifdef CONFIG_X86_64
2366 gva = (long long)(gva << 16) >> 16;
2367#endif
2368 return gva;
2369}
2370
2371static void audit_mappings_page(struct kvm_vcpu *vcpu, u64 page_pte,
2372 gva_t va, int level)
2373{
2374 u64 *pt = __va(page_pte & PT64_BASE_ADDR_MASK);
2375 int i;
2376 gva_t va_delta = 1ul << (PAGE_SHIFT + 9 * (level - 1));
2377
2378 for (i = 0; i < PT64_ENT_PER_PAGE; ++i, va += va_delta) {
2379 u64 ent = pt[i];
2380
c7addb90 2381 if (ent == shadow_trap_nonpresent_pte)
37a7d8b0
AK
2382 continue;
2383
2384 va = canonicalize(va);
c7addb90
AK
2385 if (level > 1) {
2386 if (ent == shadow_notrap_nonpresent_pte)
2387 printk(KERN_ERR "audit: (%s) nontrapping pte"
2388 " in nonleaf level: levels %d gva %lx"
2389 " level %d pte %llx\n", audit_msg,
ad312c7c 2390 vcpu->arch.mmu.root_level, va, level, ent);
c7addb90 2391
37a7d8b0 2392 audit_mappings_page(vcpu, ent, va, level - 1);
c7addb90 2393 } else {
ad312c7c 2394 gpa_t gpa = vcpu->arch.mmu.gva_to_gpa(vcpu, va);
35149e21 2395 hpa_t hpa = (hpa_t)gpa_to_pfn(vcpu, gpa) << PAGE_SHIFT;
37a7d8b0 2396
c7addb90 2397 if (is_shadow_present_pte(ent)
37a7d8b0 2398 && (ent & PT64_BASE_ADDR_MASK) != hpa)
c7addb90
AK
2399 printk(KERN_ERR "xx audit error: (%s) levels %d"
2400 " gva %lx gpa %llx hpa %llx ent %llx %d\n",
ad312c7c 2401 audit_msg, vcpu->arch.mmu.root_level,
d77c26fc
MD
2402 va, gpa, hpa, ent,
2403 is_shadow_present_pte(ent));
c7addb90
AK
2404 else if (ent == shadow_notrap_nonpresent_pte
2405 && !is_error_hpa(hpa))
2406 printk(KERN_ERR "audit: (%s) notrap shadow,"
2407 " valid guest gva %lx\n", audit_msg, va);
35149e21 2408 kvm_release_pfn_clean(pfn);
c7addb90 2409
37a7d8b0
AK
2410 }
2411 }
2412}
2413
2414static void audit_mappings(struct kvm_vcpu *vcpu)
2415{
1ea252af 2416 unsigned i;
37a7d8b0 2417
ad312c7c
ZX
2418 if (vcpu->arch.mmu.root_level == 4)
2419 audit_mappings_page(vcpu, vcpu->arch.mmu.root_hpa, 0, 4);
37a7d8b0
AK
2420 else
2421 for (i = 0; i < 4; ++i)
ad312c7c 2422 if (vcpu->arch.mmu.pae_root[i] & PT_PRESENT_MASK)
37a7d8b0 2423 audit_mappings_page(vcpu,
ad312c7c 2424 vcpu->arch.mmu.pae_root[i],
37a7d8b0
AK
2425 i << 30,
2426 2);
2427}
2428
2429static int count_rmaps(struct kvm_vcpu *vcpu)
2430{
2431 int nmaps = 0;
2432 int i, j, k;
2433
2434 for (i = 0; i < KVM_MEMORY_SLOTS; ++i) {
2435 struct kvm_memory_slot *m = &vcpu->kvm->memslots[i];
2436 struct kvm_rmap_desc *d;
2437
2438 for (j = 0; j < m->npages; ++j) {
290fc38d 2439 unsigned long *rmapp = &m->rmap[j];
37a7d8b0 2440
290fc38d 2441 if (!*rmapp)
37a7d8b0 2442 continue;
290fc38d 2443 if (!(*rmapp & 1)) {
37a7d8b0
AK
2444 ++nmaps;
2445 continue;
2446 }
290fc38d 2447 d = (struct kvm_rmap_desc *)(*rmapp & ~1ul);
37a7d8b0
AK
2448 while (d) {
2449 for (k = 0; k < RMAP_EXT; ++k)
2450 if (d->shadow_ptes[k])
2451 ++nmaps;
2452 else
2453 break;
2454 d = d->more;
2455 }
2456 }
2457 }
2458 return nmaps;
2459}
2460
2461static int count_writable_mappings(struct kvm_vcpu *vcpu)
2462{
2463 int nmaps = 0;
4db35314 2464 struct kvm_mmu_page *sp;
37a7d8b0
AK
2465 int i;
2466
f05e70ac 2467 list_for_each_entry(sp, &vcpu->kvm->arch.active_mmu_pages, link) {
4db35314 2468 u64 *pt = sp->spt;
37a7d8b0 2469
4db35314 2470 if (sp->role.level != PT_PAGE_TABLE_LEVEL)
37a7d8b0
AK
2471 continue;
2472
2473 for (i = 0; i < PT64_ENT_PER_PAGE; ++i) {
2474 u64 ent = pt[i];
2475
2476 if (!(ent & PT_PRESENT_MASK))
2477 continue;
2478 if (!(ent & PT_WRITABLE_MASK))
2479 continue;
2480 ++nmaps;
2481 }
2482 }
2483 return nmaps;
2484}
2485
2486static void audit_rmap(struct kvm_vcpu *vcpu)
2487{
2488 int n_rmap = count_rmaps(vcpu);
2489 int n_actual = count_writable_mappings(vcpu);
2490
2491 if (n_rmap != n_actual)
2492 printk(KERN_ERR "%s: (%s) rmap %d actual %d\n",
b8688d51 2493 __func__, audit_msg, n_rmap, n_actual);
37a7d8b0
AK
2494}
2495
2496static void audit_write_protection(struct kvm_vcpu *vcpu)
2497{
4db35314 2498 struct kvm_mmu_page *sp;
290fc38d
IE
2499 struct kvm_memory_slot *slot;
2500 unsigned long *rmapp;
2501 gfn_t gfn;
37a7d8b0 2502
f05e70ac 2503 list_for_each_entry(sp, &vcpu->kvm->arch.active_mmu_pages, link) {
4db35314 2504 if (sp->role.metaphysical)
37a7d8b0
AK
2505 continue;
2506
4db35314
AK
2507 slot = gfn_to_memslot(vcpu->kvm, sp->gfn);
2508 gfn = unalias_gfn(vcpu->kvm, sp->gfn);
290fc38d
IE
2509 rmapp = &slot->rmap[gfn - slot->base_gfn];
2510 if (*rmapp)
37a7d8b0
AK
2511 printk(KERN_ERR "%s: (%s) shadow page has writable"
2512 " mappings: gfn %lx role %x\n",
b8688d51 2513 __func__, audit_msg, sp->gfn,
4db35314 2514 sp->role.word);
37a7d8b0
AK
2515 }
2516}
2517
2518static void kvm_mmu_audit(struct kvm_vcpu *vcpu, const char *msg)
2519{
2520 int olddbg = dbg;
2521
2522 dbg = 0;
2523 audit_msg = msg;
2524 audit_rmap(vcpu);
2525 audit_write_protection(vcpu);
2526 audit_mappings(vcpu);
2527 dbg = olddbg;
2528}
2529
2530#endif