]>
Commit | Line | Data |
---|---|---|
6aa8b732 AK |
1 | /* |
2 | * Kernel-based Virtual Machine driver for Linux | |
3 | * | |
4 | * AMD SVM support | |
5 | * | |
6 | * Copyright (C) 2006 Qumranet, Inc. | |
7 | * | |
8 | * Authors: | |
9 | * Yaniv Kamay <yaniv@qumranet.com> | |
10 | * Avi Kivity <avi@qumranet.com> | |
11 | * | |
12 | * This work is licensed under the terms of the GNU GPL, version 2. See | |
13 | * the COPYING file in the top-level directory. | |
14 | * | |
15 | */ | |
edf88417 AK |
16 | #include <linux/kvm_host.h> |
17 | ||
85f455f7 | 18 | #include "irq.h" |
1d737c8a | 19 | #include "mmu.h" |
5fdbf976 | 20 | #include "kvm_cache_regs.h" |
fe4c7b19 | 21 | #include "x86.h" |
e495606d | 22 | |
6aa8b732 | 23 | #include <linux/module.h> |
9d8f549d | 24 | #include <linux/kernel.h> |
6aa8b732 AK |
25 | #include <linux/vmalloc.h> |
26 | #include <linux/highmem.h> | |
e8edc6e0 | 27 | #include <linux/sched.h> |
229456fc | 28 | #include <linux/ftrace_event.h> |
6aa8b732 | 29 | |
e495606d | 30 | #include <asm/desc.h> |
6aa8b732 | 31 | |
63d1142f | 32 | #include <asm/virtext.h> |
229456fc | 33 | #include "trace.h" |
63d1142f | 34 | |
4ecac3fd AK |
35 | #define __ex(x) __kvm_handle_fault_on_reboot(x) |
36 | ||
6aa8b732 AK |
37 | MODULE_AUTHOR("Qumranet"); |
38 | MODULE_LICENSE("GPL"); | |
39 | ||
40 | #define IOPM_ALLOC_ORDER 2 | |
41 | #define MSRPM_ALLOC_ORDER 1 | |
42 | ||
6aa8b732 AK |
43 | #define SEG_TYPE_LDT 2 |
44 | #define SEG_TYPE_BUSY_TSS16 3 | |
45 | ||
80b7706e JR |
46 | #define SVM_FEATURE_NPT (1 << 0) |
47 | #define SVM_FEATURE_LBRV (1 << 1) | |
94c935a1 | 48 | #define SVM_FEATURE_SVML (1 << 2) |
80b7706e | 49 | |
410e4d57 JR |
50 | #define NESTED_EXIT_HOST 0 /* Exit handled on host level */ |
51 | #define NESTED_EXIT_DONE 1 /* Exit caused nested vmexit */ | |
52 | #define NESTED_EXIT_CONTINUE 2 /* Further checks needed */ | |
53 | ||
24e09cbf JR |
54 | #define DEBUGCTL_RESERVED_BITS (~(0x3fULL)) |
55 | ||
c0725420 AG |
56 | /* Turn on to get debugging output*/ |
57 | /* #define NESTED_DEBUG */ | |
58 | ||
59 | #ifdef NESTED_DEBUG | |
60 | #define nsvm_printk(fmt, args...) printk(KERN_INFO fmt, ## args) | |
61 | #else | |
62 | #define nsvm_printk(fmt, args...) do {} while(0) | |
63 | #endif | |
64 | ||
6c8166a7 AK |
65 | static const u32 host_save_user_msrs[] = { |
66 | #ifdef CONFIG_X86_64 | |
67 | MSR_STAR, MSR_LSTAR, MSR_CSTAR, MSR_SYSCALL_MASK, MSR_KERNEL_GS_BASE, | |
68 | MSR_FS_BASE, | |
69 | #endif | |
70 | MSR_IA32_SYSENTER_CS, MSR_IA32_SYSENTER_ESP, MSR_IA32_SYSENTER_EIP, | |
71 | }; | |
72 | ||
73 | #define NR_HOST_SAVE_USER_MSRS ARRAY_SIZE(host_save_user_msrs) | |
74 | ||
75 | struct kvm_vcpu; | |
76 | ||
e6aa9abd JR |
77 | struct nested_state { |
78 | struct vmcb *hsave; | |
79 | u64 hsave_msr; | |
80 | u64 vmcb; | |
81 | ||
82 | /* These are the merged vectors */ | |
83 | u32 *msrpm; | |
84 | ||
85 | /* gpa pointers to the real vectors */ | |
86 | u64 vmcb_msrpm; | |
aad42c64 JR |
87 | |
88 | /* cache for intercepts of the guest */ | |
89 | u16 intercept_cr_read; | |
90 | u16 intercept_cr_write; | |
91 | u16 intercept_dr_read; | |
92 | u16 intercept_dr_write; | |
93 | u32 intercept_exceptions; | |
94 | u64 intercept; | |
95 | ||
e6aa9abd JR |
96 | }; |
97 | ||
6c8166a7 AK |
98 | struct vcpu_svm { |
99 | struct kvm_vcpu vcpu; | |
100 | struct vmcb *vmcb; | |
101 | unsigned long vmcb_pa; | |
102 | struct svm_cpu_data *svm_data; | |
103 | uint64_t asid_generation; | |
104 | uint64_t sysenter_esp; | |
105 | uint64_t sysenter_eip; | |
106 | ||
107 | u64 next_rip; | |
108 | ||
109 | u64 host_user_msrs[NR_HOST_SAVE_USER_MSRS]; | |
110 | u64 host_gs_base; | |
6c8166a7 AK |
111 | |
112 | u32 *msrpm; | |
6c8166a7 | 113 | |
e6aa9abd | 114 | struct nested_state nested; |
6c8166a7 AK |
115 | }; |
116 | ||
709ddebf JR |
117 | /* enable NPT for AMD64 and X86 with PAE */ |
118 | #if defined(CONFIG_X86_64) || defined(CONFIG_X86_PAE) | |
119 | static bool npt_enabled = true; | |
120 | #else | |
e3da3acd | 121 | static bool npt_enabled = false; |
709ddebf | 122 | #endif |
6c7dac72 JR |
123 | static int npt = 1; |
124 | ||
125 | module_param(npt, int, S_IRUGO); | |
e3da3acd | 126 | |
4b6e4dca | 127 | static int nested = 1; |
236de055 AG |
128 | module_param(nested, int, S_IRUGO); |
129 | ||
44874f84 | 130 | static void svm_flush_tlb(struct kvm_vcpu *vcpu); |
a5c3832d | 131 | static void svm_complete_interrupts(struct vcpu_svm *svm); |
04d2cc77 | 132 | |
410e4d57 | 133 | static int nested_svm_exit_handled(struct vcpu_svm *svm); |
cf74a78b | 134 | static int nested_svm_vmexit(struct vcpu_svm *svm); |
cf74a78b AG |
135 | static int nested_svm_check_exception(struct vcpu_svm *svm, unsigned nr, |
136 | bool has_error_code, u32 error_code); | |
137 | ||
a2fa3e9f GH |
138 | static inline struct vcpu_svm *to_svm(struct kvm_vcpu *vcpu) |
139 | { | |
fb3f0f51 | 140 | return container_of(vcpu, struct vcpu_svm, vcpu); |
a2fa3e9f GH |
141 | } |
142 | ||
3d6368ef AG |
143 | static inline bool is_nested(struct vcpu_svm *svm) |
144 | { | |
e6aa9abd | 145 | return svm->nested.vmcb; |
3d6368ef AG |
146 | } |
147 | ||
2af9194d JR |
148 | static inline void enable_gif(struct vcpu_svm *svm) |
149 | { | |
150 | svm->vcpu.arch.hflags |= HF_GIF_MASK; | |
151 | } | |
152 | ||
153 | static inline void disable_gif(struct vcpu_svm *svm) | |
154 | { | |
155 | svm->vcpu.arch.hflags &= ~HF_GIF_MASK; | |
156 | } | |
157 | ||
158 | static inline bool gif_set(struct vcpu_svm *svm) | |
159 | { | |
160 | return !!(svm->vcpu.arch.hflags & HF_GIF_MASK); | |
161 | } | |
162 | ||
4866d5e3 | 163 | static unsigned long iopm_base; |
6aa8b732 AK |
164 | |
165 | struct kvm_ldttss_desc { | |
166 | u16 limit0; | |
167 | u16 base0; | |
168 | unsigned base1 : 8, type : 5, dpl : 2, p : 1; | |
169 | unsigned limit1 : 4, zero0 : 3, g : 1, base2 : 8; | |
170 | u32 base3; | |
171 | u32 zero1; | |
172 | } __attribute__((packed)); | |
173 | ||
174 | struct svm_cpu_data { | |
175 | int cpu; | |
176 | ||
5008fdf5 AK |
177 | u64 asid_generation; |
178 | u32 max_asid; | |
179 | u32 next_asid; | |
6aa8b732 AK |
180 | struct kvm_ldttss_desc *tss_desc; |
181 | ||
182 | struct page *save_area; | |
183 | }; | |
184 | ||
185 | static DEFINE_PER_CPU(struct svm_cpu_data *, svm_data); | |
80b7706e | 186 | static uint32_t svm_features; |
6aa8b732 AK |
187 | |
188 | struct svm_init_data { | |
189 | int cpu; | |
190 | int r; | |
191 | }; | |
192 | ||
193 | static u32 msrpm_ranges[] = {0, 0xc0000000, 0xc0010000}; | |
194 | ||
9d8f549d | 195 | #define NUM_MSR_MAPS ARRAY_SIZE(msrpm_ranges) |
6aa8b732 AK |
196 | #define MSRS_RANGE_SIZE 2048 |
197 | #define MSRS_IN_RANGE (MSRS_RANGE_SIZE * 8 / 2) | |
198 | ||
199 | #define MAX_INST_SIZE 15 | |
200 | ||
80b7706e JR |
201 | static inline u32 svm_has(u32 feat) |
202 | { | |
203 | return svm_features & feat; | |
204 | } | |
205 | ||
6aa8b732 AK |
206 | static inline void clgi(void) |
207 | { | |
4ecac3fd | 208 | asm volatile (__ex(SVM_CLGI)); |
6aa8b732 AK |
209 | } |
210 | ||
211 | static inline void stgi(void) | |
212 | { | |
4ecac3fd | 213 | asm volatile (__ex(SVM_STGI)); |
6aa8b732 AK |
214 | } |
215 | ||
216 | static inline void invlpga(unsigned long addr, u32 asid) | |
217 | { | |
4ecac3fd | 218 | asm volatile (__ex(SVM_INVLPGA) :: "a"(addr), "c"(asid)); |
6aa8b732 AK |
219 | } |
220 | ||
6aa8b732 AK |
221 | static inline void force_new_asid(struct kvm_vcpu *vcpu) |
222 | { | |
a2fa3e9f | 223 | to_svm(vcpu)->asid_generation--; |
6aa8b732 AK |
224 | } |
225 | ||
226 | static inline void flush_guest_tlb(struct kvm_vcpu *vcpu) | |
227 | { | |
228 | force_new_asid(vcpu); | |
229 | } | |
230 | ||
231 | static void svm_set_efer(struct kvm_vcpu *vcpu, u64 efer) | |
232 | { | |
709ddebf | 233 | if (!npt_enabled && !(efer & EFER_LMA)) |
2b5203ee | 234 | efer &= ~EFER_LME; |
6aa8b732 | 235 | |
9962d032 | 236 | to_svm(vcpu)->vmcb->save.efer = efer | EFER_SVME; |
ad312c7c | 237 | vcpu->arch.shadow_efer = efer; |
6aa8b732 AK |
238 | } |
239 | ||
298101da AK |
240 | static void svm_queue_exception(struct kvm_vcpu *vcpu, unsigned nr, |
241 | bool has_error_code, u32 error_code) | |
242 | { | |
243 | struct vcpu_svm *svm = to_svm(vcpu); | |
244 | ||
cf74a78b AG |
245 | /* If we are within a nested VM we'd better #VMEXIT and let the |
246 | guest handle the exception */ | |
247 | if (nested_svm_check_exception(svm, nr, has_error_code, error_code)) | |
248 | return; | |
249 | ||
298101da AK |
250 | svm->vmcb->control.event_inj = nr |
251 | | SVM_EVTINJ_VALID | |
252 | | (has_error_code ? SVM_EVTINJ_VALID_ERR : 0) | |
253 | | SVM_EVTINJ_TYPE_EXEPT; | |
254 | svm->vmcb->control.event_inj_err = error_code; | |
255 | } | |
256 | ||
6aa8b732 AK |
257 | static int is_external_interrupt(u32 info) |
258 | { | |
259 | info &= SVM_EVTINJ_TYPE_MASK | SVM_EVTINJ_VALID; | |
260 | return info == (SVM_EVTINJ_VALID | SVM_EVTINJ_TYPE_INTR); | |
261 | } | |
262 | ||
2809f5d2 GC |
263 | static u32 svm_get_interrupt_shadow(struct kvm_vcpu *vcpu, int mask) |
264 | { | |
265 | struct vcpu_svm *svm = to_svm(vcpu); | |
266 | u32 ret = 0; | |
267 | ||
268 | if (svm->vmcb->control.int_state & SVM_INTERRUPT_SHADOW_MASK) | |
269 | ret |= X86_SHADOW_INT_STI | X86_SHADOW_INT_MOV_SS; | |
270 | return ret & mask; | |
271 | } | |
272 | ||
273 | static void svm_set_interrupt_shadow(struct kvm_vcpu *vcpu, int mask) | |
274 | { | |
275 | struct vcpu_svm *svm = to_svm(vcpu); | |
276 | ||
277 | if (mask == 0) | |
278 | svm->vmcb->control.int_state &= ~SVM_INTERRUPT_SHADOW_MASK; | |
279 | else | |
280 | svm->vmcb->control.int_state |= SVM_INTERRUPT_SHADOW_MASK; | |
281 | ||
282 | } | |
283 | ||
6aa8b732 AK |
284 | static void skip_emulated_instruction(struct kvm_vcpu *vcpu) |
285 | { | |
a2fa3e9f GH |
286 | struct vcpu_svm *svm = to_svm(vcpu); |
287 | ||
288 | if (!svm->next_rip) { | |
f629cf84 GN |
289 | if (emulate_instruction(vcpu, vcpu->run, 0, 0, EMULTYPE_SKIP) != |
290 | EMULATE_DONE) | |
291 | printk(KERN_DEBUG "%s: NOP\n", __func__); | |
6aa8b732 AK |
292 | return; |
293 | } | |
5fdbf976 MT |
294 | if (svm->next_rip - kvm_rip_read(vcpu) > MAX_INST_SIZE) |
295 | printk(KERN_ERR "%s: ip 0x%lx next 0x%llx\n", | |
296 | __func__, kvm_rip_read(vcpu), svm->next_rip); | |
6aa8b732 | 297 | |
5fdbf976 | 298 | kvm_rip_write(vcpu, svm->next_rip); |
2809f5d2 | 299 | svm_set_interrupt_shadow(vcpu, 0); |
6aa8b732 AK |
300 | } |
301 | ||
302 | static int has_svm(void) | |
303 | { | |
63d1142f | 304 | const char *msg; |
6aa8b732 | 305 | |
63d1142f | 306 | if (!cpu_has_svm(&msg)) { |
ff81ff10 | 307 | printk(KERN_INFO "has_svm: %s\n", msg); |
6aa8b732 AK |
308 | return 0; |
309 | } | |
310 | ||
6aa8b732 AK |
311 | return 1; |
312 | } | |
313 | ||
314 | static void svm_hardware_disable(void *garbage) | |
315 | { | |
2c8dceeb | 316 | cpu_svm_disable(); |
6aa8b732 AK |
317 | } |
318 | ||
319 | static void svm_hardware_enable(void *garbage) | |
320 | { | |
321 | ||
322 | struct svm_cpu_data *svm_data; | |
323 | uint64_t efer; | |
b792c344 | 324 | struct descriptor_table gdt_descr; |
6aa8b732 AK |
325 | struct desc_struct *gdt; |
326 | int me = raw_smp_processor_id(); | |
327 | ||
328 | if (!has_svm()) { | |
329 | printk(KERN_ERR "svm_cpu_init: err EOPNOTSUPP on %d\n", me); | |
330 | return; | |
331 | } | |
332 | svm_data = per_cpu(svm_data, me); | |
333 | ||
334 | if (!svm_data) { | |
335 | printk(KERN_ERR "svm_cpu_init: svm_data is NULL on %d\n", | |
336 | me); | |
337 | return; | |
338 | } | |
339 | ||
340 | svm_data->asid_generation = 1; | |
341 | svm_data->max_asid = cpuid_ebx(SVM_CPUID_FUNC) - 1; | |
342 | svm_data->next_asid = svm_data->max_asid + 1; | |
343 | ||
b792c344 AM |
344 | kvm_get_gdt(&gdt_descr); |
345 | gdt = (struct desc_struct *)gdt_descr.base; | |
6aa8b732 AK |
346 | svm_data->tss_desc = (struct kvm_ldttss_desc *)(gdt + GDT_ENTRY_TSS); |
347 | ||
348 | rdmsrl(MSR_EFER, efer); | |
9962d032 | 349 | wrmsrl(MSR_EFER, efer | EFER_SVME); |
6aa8b732 AK |
350 | |
351 | wrmsrl(MSR_VM_HSAVE_PA, | |
352 | page_to_pfn(svm_data->save_area) << PAGE_SHIFT); | |
353 | } | |
354 | ||
0da1db75 JR |
355 | static void svm_cpu_uninit(int cpu) |
356 | { | |
357 | struct svm_cpu_data *svm_data | |
358 | = per_cpu(svm_data, raw_smp_processor_id()); | |
359 | ||
360 | if (!svm_data) | |
361 | return; | |
362 | ||
363 | per_cpu(svm_data, raw_smp_processor_id()) = NULL; | |
364 | __free_page(svm_data->save_area); | |
365 | kfree(svm_data); | |
366 | } | |
367 | ||
6aa8b732 AK |
368 | static int svm_cpu_init(int cpu) |
369 | { | |
370 | struct svm_cpu_data *svm_data; | |
371 | int r; | |
372 | ||
373 | svm_data = kzalloc(sizeof(struct svm_cpu_data), GFP_KERNEL); | |
374 | if (!svm_data) | |
375 | return -ENOMEM; | |
376 | svm_data->cpu = cpu; | |
377 | svm_data->save_area = alloc_page(GFP_KERNEL); | |
378 | r = -ENOMEM; | |
379 | if (!svm_data->save_area) | |
380 | goto err_1; | |
381 | ||
382 | per_cpu(svm_data, cpu) = svm_data; | |
383 | ||
384 | return 0; | |
385 | ||
386 | err_1: | |
387 | kfree(svm_data); | |
388 | return r; | |
389 | ||
390 | } | |
391 | ||
bfc733a7 RR |
392 | static void set_msr_interception(u32 *msrpm, unsigned msr, |
393 | int read, int write) | |
6aa8b732 AK |
394 | { |
395 | int i; | |
396 | ||
397 | for (i = 0; i < NUM_MSR_MAPS; i++) { | |
398 | if (msr >= msrpm_ranges[i] && | |
399 | msr < msrpm_ranges[i] + MSRS_IN_RANGE) { | |
400 | u32 msr_offset = (i * MSRS_IN_RANGE + msr - | |
401 | msrpm_ranges[i]) * 2; | |
402 | ||
403 | u32 *base = msrpm + (msr_offset / 32); | |
404 | u32 msr_shift = msr_offset % 32; | |
405 | u32 mask = ((write) ? 0 : 2) | ((read) ? 0 : 1); | |
406 | *base = (*base & ~(0x3 << msr_shift)) | | |
407 | (mask << msr_shift); | |
bfc733a7 | 408 | return; |
6aa8b732 AK |
409 | } |
410 | } | |
bfc733a7 | 411 | BUG(); |
6aa8b732 AK |
412 | } |
413 | ||
f65c229c JR |
414 | static void svm_vcpu_init_msrpm(u32 *msrpm) |
415 | { | |
416 | memset(msrpm, 0xff, PAGE_SIZE * (1 << MSRPM_ALLOC_ORDER)); | |
417 | ||
418 | #ifdef CONFIG_X86_64 | |
419 | set_msr_interception(msrpm, MSR_GS_BASE, 1, 1); | |
420 | set_msr_interception(msrpm, MSR_FS_BASE, 1, 1); | |
421 | set_msr_interception(msrpm, MSR_KERNEL_GS_BASE, 1, 1); | |
422 | set_msr_interception(msrpm, MSR_LSTAR, 1, 1); | |
423 | set_msr_interception(msrpm, MSR_CSTAR, 1, 1); | |
424 | set_msr_interception(msrpm, MSR_SYSCALL_MASK, 1, 1); | |
425 | #endif | |
426 | set_msr_interception(msrpm, MSR_K6_STAR, 1, 1); | |
427 | set_msr_interception(msrpm, MSR_IA32_SYSENTER_CS, 1, 1); | |
f65c229c JR |
428 | } |
429 | ||
24e09cbf JR |
430 | static void svm_enable_lbrv(struct vcpu_svm *svm) |
431 | { | |
432 | u32 *msrpm = svm->msrpm; | |
433 | ||
434 | svm->vmcb->control.lbr_ctl = 1; | |
435 | set_msr_interception(msrpm, MSR_IA32_LASTBRANCHFROMIP, 1, 1); | |
436 | set_msr_interception(msrpm, MSR_IA32_LASTBRANCHTOIP, 1, 1); | |
437 | set_msr_interception(msrpm, MSR_IA32_LASTINTFROMIP, 1, 1); | |
438 | set_msr_interception(msrpm, MSR_IA32_LASTINTTOIP, 1, 1); | |
439 | } | |
440 | ||
441 | static void svm_disable_lbrv(struct vcpu_svm *svm) | |
442 | { | |
443 | u32 *msrpm = svm->msrpm; | |
444 | ||
445 | svm->vmcb->control.lbr_ctl = 0; | |
446 | set_msr_interception(msrpm, MSR_IA32_LASTBRANCHFROMIP, 0, 0); | |
447 | set_msr_interception(msrpm, MSR_IA32_LASTBRANCHTOIP, 0, 0); | |
448 | set_msr_interception(msrpm, MSR_IA32_LASTINTFROMIP, 0, 0); | |
449 | set_msr_interception(msrpm, MSR_IA32_LASTINTTOIP, 0, 0); | |
450 | } | |
451 | ||
6aa8b732 AK |
452 | static __init int svm_hardware_setup(void) |
453 | { | |
454 | int cpu; | |
455 | struct page *iopm_pages; | |
f65c229c | 456 | void *iopm_va; |
6aa8b732 AK |
457 | int r; |
458 | ||
6aa8b732 AK |
459 | iopm_pages = alloc_pages(GFP_KERNEL, IOPM_ALLOC_ORDER); |
460 | ||
461 | if (!iopm_pages) | |
462 | return -ENOMEM; | |
c8681339 AL |
463 | |
464 | iopm_va = page_address(iopm_pages); | |
465 | memset(iopm_va, 0xff, PAGE_SIZE * (1 << IOPM_ALLOC_ORDER)); | |
6aa8b732 AK |
466 | iopm_base = page_to_pfn(iopm_pages) << PAGE_SHIFT; |
467 | ||
50a37eb4 JR |
468 | if (boot_cpu_has(X86_FEATURE_NX)) |
469 | kvm_enable_efer_bits(EFER_NX); | |
470 | ||
1b2fd70c AG |
471 | if (boot_cpu_has(X86_FEATURE_FXSR_OPT)) |
472 | kvm_enable_efer_bits(EFER_FFXSR); | |
473 | ||
236de055 AG |
474 | if (nested) { |
475 | printk(KERN_INFO "kvm: Nested Virtualization enabled\n"); | |
476 | kvm_enable_efer_bits(EFER_SVME); | |
477 | } | |
478 | ||
6aa8b732 AK |
479 | for_each_online_cpu(cpu) { |
480 | r = svm_cpu_init(cpu); | |
481 | if (r) | |
f65c229c | 482 | goto err; |
6aa8b732 | 483 | } |
33bd6a0b JR |
484 | |
485 | svm_features = cpuid_edx(SVM_CPUID_FUNC); | |
486 | ||
e3da3acd JR |
487 | if (!svm_has(SVM_FEATURE_NPT)) |
488 | npt_enabled = false; | |
489 | ||
6c7dac72 JR |
490 | if (npt_enabled && !npt) { |
491 | printk(KERN_INFO "kvm: Nested Paging disabled\n"); | |
492 | npt_enabled = false; | |
493 | } | |
494 | ||
18552672 | 495 | if (npt_enabled) { |
e3da3acd | 496 | printk(KERN_INFO "kvm: Nested Paging enabled\n"); |
18552672 | 497 | kvm_enable_tdp(); |
5f4cb662 JR |
498 | } else |
499 | kvm_disable_tdp(); | |
e3da3acd | 500 | |
6aa8b732 AK |
501 | return 0; |
502 | ||
f65c229c | 503 | err: |
6aa8b732 AK |
504 | __free_pages(iopm_pages, IOPM_ALLOC_ORDER); |
505 | iopm_base = 0; | |
506 | return r; | |
507 | } | |
508 | ||
509 | static __exit void svm_hardware_unsetup(void) | |
510 | { | |
0da1db75 JR |
511 | int cpu; |
512 | ||
513 | for_each_online_cpu(cpu) | |
514 | svm_cpu_uninit(cpu); | |
515 | ||
6aa8b732 | 516 | __free_pages(pfn_to_page(iopm_base >> PAGE_SHIFT), IOPM_ALLOC_ORDER); |
f65c229c | 517 | iopm_base = 0; |
6aa8b732 AK |
518 | } |
519 | ||
520 | static void init_seg(struct vmcb_seg *seg) | |
521 | { | |
522 | seg->selector = 0; | |
523 | seg->attrib = SVM_SELECTOR_P_MASK | SVM_SELECTOR_S_MASK | | |
524 | SVM_SELECTOR_WRITE_MASK; /* Read/Write Data Segment */ | |
525 | seg->limit = 0xffff; | |
526 | seg->base = 0; | |
527 | } | |
528 | ||
529 | static void init_sys_seg(struct vmcb_seg *seg, uint32_t type) | |
530 | { | |
531 | seg->selector = 0; | |
532 | seg->attrib = SVM_SELECTOR_P_MASK | type; | |
533 | seg->limit = 0xffff; | |
534 | seg->base = 0; | |
535 | } | |
536 | ||
e6101a96 | 537 | static void init_vmcb(struct vcpu_svm *svm) |
6aa8b732 | 538 | { |
e6101a96 JR |
539 | struct vmcb_control_area *control = &svm->vmcb->control; |
540 | struct vmcb_save_area *save = &svm->vmcb->save; | |
6aa8b732 AK |
541 | |
542 | control->intercept_cr_read = INTERCEPT_CR0_MASK | | |
543 | INTERCEPT_CR3_MASK | | |
649d6864 | 544 | INTERCEPT_CR4_MASK; |
6aa8b732 AK |
545 | |
546 | control->intercept_cr_write = INTERCEPT_CR0_MASK | | |
547 | INTERCEPT_CR3_MASK | | |
80a8119c AK |
548 | INTERCEPT_CR4_MASK | |
549 | INTERCEPT_CR8_MASK; | |
6aa8b732 AK |
550 | |
551 | control->intercept_dr_read = INTERCEPT_DR0_MASK | | |
552 | INTERCEPT_DR1_MASK | | |
553 | INTERCEPT_DR2_MASK | | |
554 | INTERCEPT_DR3_MASK; | |
555 | ||
556 | control->intercept_dr_write = INTERCEPT_DR0_MASK | | |
557 | INTERCEPT_DR1_MASK | | |
558 | INTERCEPT_DR2_MASK | | |
559 | INTERCEPT_DR3_MASK | | |
560 | INTERCEPT_DR5_MASK | | |
561 | INTERCEPT_DR7_MASK; | |
562 | ||
7aa81cc0 | 563 | control->intercept_exceptions = (1 << PF_VECTOR) | |
53371b50 JR |
564 | (1 << UD_VECTOR) | |
565 | (1 << MC_VECTOR); | |
6aa8b732 AK |
566 | |
567 | ||
568 | control->intercept = (1ULL << INTERCEPT_INTR) | | |
569 | (1ULL << INTERCEPT_NMI) | | |
0152527b | 570 | (1ULL << INTERCEPT_SMI) | |
6aa8b732 | 571 | (1ULL << INTERCEPT_CPUID) | |
cf5a94d1 | 572 | (1ULL << INTERCEPT_INVD) | |
6aa8b732 | 573 | (1ULL << INTERCEPT_HLT) | |
a7052897 | 574 | (1ULL << INTERCEPT_INVLPG) | |
6aa8b732 AK |
575 | (1ULL << INTERCEPT_INVLPGA) | |
576 | (1ULL << INTERCEPT_IOIO_PROT) | | |
577 | (1ULL << INTERCEPT_MSR_PROT) | | |
578 | (1ULL << INTERCEPT_TASK_SWITCH) | | |
46fe4ddd | 579 | (1ULL << INTERCEPT_SHUTDOWN) | |
6aa8b732 AK |
580 | (1ULL << INTERCEPT_VMRUN) | |
581 | (1ULL << INTERCEPT_VMMCALL) | | |
582 | (1ULL << INTERCEPT_VMLOAD) | | |
583 | (1ULL << INTERCEPT_VMSAVE) | | |
584 | (1ULL << INTERCEPT_STGI) | | |
585 | (1ULL << INTERCEPT_CLGI) | | |
916ce236 | 586 | (1ULL << INTERCEPT_SKINIT) | |
cf5a94d1 | 587 | (1ULL << INTERCEPT_WBINVD) | |
916ce236 JR |
588 | (1ULL << INTERCEPT_MONITOR) | |
589 | (1ULL << INTERCEPT_MWAIT); | |
6aa8b732 AK |
590 | |
591 | control->iopm_base_pa = iopm_base; | |
f65c229c | 592 | control->msrpm_base_pa = __pa(svm->msrpm); |
0cc5064d | 593 | control->tsc_offset = 0; |
6aa8b732 AK |
594 | control->int_ctl = V_INTR_MASKING_MASK; |
595 | ||
596 | init_seg(&save->es); | |
597 | init_seg(&save->ss); | |
598 | init_seg(&save->ds); | |
599 | init_seg(&save->fs); | |
600 | init_seg(&save->gs); | |
601 | ||
602 | save->cs.selector = 0xf000; | |
603 | /* Executable/Readable Code Segment */ | |
604 | save->cs.attrib = SVM_SELECTOR_READ_MASK | SVM_SELECTOR_P_MASK | | |
605 | SVM_SELECTOR_S_MASK | SVM_SELECTOR_CODE_MASK; | |
606 | save->cs.limit = 0xffff; | |
d92899a0 AK |
607 | /* |
608 | * cs.base should really be 0xffff0000, but vmx can't handle that, so | |
609 | * be consistent with it. | |
610 | * | |
611 | * Replace when we have real mode working for vmx. | |
612 | */ | |
613 | save->cs.base = 0xf0000; | |
6aa8b732 AK |
614 | |
615 | save->gdtr.limit = 0xffff; | |
616 | save->idtr.limit = 0xffff; | |
617 | ||
618 | init_sys_seg(&save->ldtr, SEG_TYPE_LDT); | |
619 | init_sys_seg(&save->tr, SEG_TYPE_BUSY_TSS16); | |
620 | ||
9962d032 | 621 | save->efer = EFER_SVME; |
d77c26fc | 622 | save->dr6 = 0xffff0ff0; |
6aa8b732 AK |
623 | save->dr7 = 0x400; |
624 | save->rflags = 2; | |
625 | save->rip = 0x0000fff0; | |
5fdbf976 | 626 | svm->vcpu.arch.regs[VCPU_REGS_RIP] = save->rip; |
6aa8b732 AK |
627 | |
628 | /* | |
629 | * cr0 val on cpu init should be 0x60000010, we enable cpu | |
630 | * cache by default. the orderly way is to enable cache in bios. | |
631 | */ | |
707d92fa | 632 | save->cr0 = 0x00000010 | X86_CR0_PG | X86_CR0_WP; |
66aee91a | 633 | save->cr4 = X86_CR4_PAE; |
6aa8b732 | 634 | /* rdx = ?? */ |
709ddebf JR |
635 | |
636 | if (npt_enabled) { | |
637 | /* Setup VMCB for Nested Paging */ | |
638 | control->nested_ctl = 1; | |
a7052897 MT |
639 | control->intercept &= ~((1ULL << INTERCEPT_TASK_SWITCH) | |
640 | (1ULL << INTERCEPT_INVLPG)); | |
709ddebf JR |
641 | control->intercept_exceptions &= ~(1 << PF_VECTOR); |
642 | control->intercept_cr_read &= ~(INTERCEPT_CR0_MASK| | |
643 | INTERCEPT_CR3_MASK); | |
644 | control->intercept_cr_write &= ~(INTERCEPT_CR0_MASK| | |
645 | INTERCEPT_CR3_MASK); | |
646 | save->g_pat = 0x0007040600070406ULL; | |
647 | /* enable caching because the QEMU Bios doesn't enable it */ | |
648 | save->cr0 = X86_CR0_ET; | |
649 | save->cr3 = 0; | |
650 | save->cr4 = 0; | |
651 | } | |
a79d2f18 | 652 | force_new_asid(&svm->vcpu); |
1371d904 | 653 | |
e6aa9abd | 654 | svm->nested.vmcb = 0; |
2af9194d JR |
655 | svm->vcpu.arch.hflags = 0; |
656 | ||
657 | enable_gif(svm); | |
6aa8b732 AK |
658 | } |
659 | ||
e00c8cf2 | 660 | static int svm_vcpu_reset(struct kvm_vcpu *vcpu) |
04d2cc77 AK |
661 | { |
662 | struct vcpu_svm *svm = to_svm(vcpu); | |
663 | ||
e6101a96 | 664 | init_vmcb(svm); |
70433389 | 665 | |
c5af89b6 | 666 | if (!kvm_vcpu_is_bsp(vcpu)) { |
5fdbf976 | 667 | kvm_rip_write(vcpu, 0); |
ad312c7c ZX |
668 | svm->vmcb->save.cs.base = svm->vcpu.arch.sipi_vector << 12; |
669 | svm->vmcb->save.cs.selector = svm->vcpu.arch.sipi_vector << 8; | |
70433389 | 670 | } |
5fdbf976 MT |
671 | vcpu->arch.regs_avail = ~0; |
672 | vcpu->arch.regs_dirty = ~0; | |
e00c8cf2 AK |
673 | |
674 | return 0; | |
04d2cc77 AK |
675 | } |
676 | ||
fb3f0f51 | 677 | static struct kvm_vcpu *svm_create_vcpu(struct kvm *kvm, unsigned int id) |
6aa8b732 | 678 | { |
a2fa3e9f | 679 | struct vcpu_svm *svm; |
6aa8b732 | 680 | struct page *page; |
f65c229c | 681 | struct page *msrpm_pages; |
b286d5d8 | 682 | struct page *hsave_page; |
3d6368ef | 683 | struct page *nested_msrpm_pages; |
fb3f0f51 | 684 | int err; |
6aa8b732 | 685 | |
c16f862d | 686 | svm = kmem_cache_zalloc(kvm_vcpu_cache, GFP_KERNEL); |
fb3f0f51 RR |
687 | if (!svm) { |
688 | err = -ENOMEM; | |
689 | goto out; | |
690 | } | |
691 | ||
692 | err = kvm_vcpu_init(&svm->vcpu, kvm, id); | |
693 | if (err) | |
694 | goto free_svm; | |
695 | ||
6aa8b732 | 696 | page = alloc_page(GFP_KERNEL); |
fb3f0f51 RR |
697 | if (!page) { |
698 | err = -ENOMEM; | |
699 | goto uninit; | |
700 | } | |
6aa8b732 | 701 | |
f65c229c JR |
702 | err = -ENOMEM; |
703 | msrpm_pages = alloc_pages(GFP_KERNEL, MSRPM_ALLOC_ORDER); | |
704 | if (!msrpm_pages) | |
705 | goto uninit; | |
3d6368ef AG |
706 | |
707 | nested_msrpm_pages = alloc_pages(GFP_KERNEL, MSRPM_ALLOC_ORDER); | |
708 | if (!nested_msrpm_pages) | |
709 | goto uninit; | |
710 | ||
f65c229c JR |
711 | svm->msrpm = page_address(msrpm_pages); |
712 | svm_vcpu_init_msrpm(svm->msrpm); | |
713 | ||
b286d5d8 AG |
714 | hsave_page = alloc_page(GFP_KERNEL); |
715 | if (!hsave_page) | |
716 | goto uninit; | |
e6aa9abd | 717 | svm->nested.hsave = page_address(hsave_page); |
b286d5d8 | 718 | |
e6aa9abd | 719 | svm->nested.msrpm = page_address(nested_msrpm_pages); |
3d6368ef | 720 | |
a2fa3e9f GH |
721 | svm->vmcb = page_address(page); |
722 | clear_page(svm->vmcb); | |
723 | svm->vmcb_pa = page_to_pfn(page) << PAGE_SHIFT; | |
724 | svm->asid_generation = 0; | |
e6101a96 | 725 | init_vmcb(svm); |
a2fa3e9f | 726 | |
fb3f0f51 RR |
727 | fx_init(&svm->vcpu); |
728 | svm->vcpu.fpu_active = 1; | |
ad312c7c | 729 | svm->vcpu.arch.apic_base = 0xfee00000 | MSR_IA32_APICBASE_ENABLE; |
c5af89b6 | 730 | if (kvm_vcpu_is_bsp(&svm->vcpu)) |
ad312c7c | 731 | svm->vcpu.arch.apic_base |= MSR_IA32_APICBASE_BSP; |
6aa8b732 | 732 | |
fb3f0f51 | 733 | return &svm->vcpu; |
36241b8c | 734 | |
fb3f0f51 RR |
735 | uninit: |
736 | kvm_vcpu_uninit(&svm->vcpu); | |
737 | free_svm: | |
a4770347 | 738 | kmem_cache_free(kvm_vcpu_cache, svm); |
fb3f0f51 RR |
739 | out: |
740 | return ERR_PTR(err); | |
6aa8b732 AK |
741 | } |
742 | ||
743 | static void svm_free_vcpu(struct kvm_vcpu *vcpu) | |
744 | { | |
a2fa3e9f GH |
745 | struct vcpu_svm *svm = to_svm(vcpu); |
746 | ||
fb3f0f51 | 747 | __free_page(pfn_to_page(svm->vmcb_pa >> PAGE_SHIFT)); |
f65c229c | 748 | __free_pages(virt_to_page(svm->msrpm), MSRPM_ALLOC_ORDER); |
e6aa9abd JR |
749 | __free_page(virt_to_page(svm->nested.hsave)); |
750 | __free_pages(virt_to_page(svm->nested.msrpm), MSRPM_ALLOC_ORDER); | |
fb3f0f51 | 751 | kvm_vcpu_uninit(vcpu); |
a4770347 | 752 | kmem_cache_free(kvm_vcpu_cache, svm); |
6aa8b732 AK |
753 | } |
754 | ||
15ad7146 | 755 | static void svm_vcpu_load(struct kvm_vcpu *vcpu, int cpu) |
6aa8b732 | 756 | { |
a2fa3e9f | 757 | struct vcpu_svm *svm = to_svm(vcpu); |
15ad7146 | 758 | int i; |
0cc5064d | 759 | |
0cc5064d AK |
760 | if (unlikely(cpu != vcpu->cpu)) { |
761 | u64 tsc_this, delta; | |
762 | ||
763 | /* | |
764 | * Make sure that the guest sees a monotonically | |
765 | * increasing TSC. | |
766 | */ | |
767 | rdtscll(tsc_this); | |
ad312c7c | 768 | delta = vcpu->arch.host_tsc - tsc_this; |
a2fa3e9f | 769 | svm->vmcb->control.tsc_offset += delta; |
77b1ab17 JR |
770 | if (is_nested(svm)) |
771 | svm->nested.hsave->control.tsc_offset += delta; | |
0cc5064d | 772 | vcpu->cpu = cpu; |
2f599714 | 773 | kvm_migrate_timers(vcpu); |
4b656b12 | 774 | svm->asid_generation = 0; |
0cc5064d | 775 | } |
94dfbdb3 AL |
776 | |
777 | for (i = 0; i < NR_HOST_SAVE_USER_MSRS; i++) | |
a2fa3e9f | 778 | rdmsrl(host_save_user_msrs[i], svm->host_user_msrs[i]); |
6aa8b732 AK |
779 | } |
780 | ||
781 | static void svm_vcpu_put(struct kvm_vcpu *vcpu) | |
782 | { | |
a2fa3e9f | 783 | struct vcpu_svm *svm = to_svm(vcpu); |
94dfbdb3 AL |
784 | int i; |
785 | ||
e1beb1d3 | 786 | ++vcpu->stat.host_state_reload; |
94dfbdb3 | 787 | for (i = 0; i < NR_HOST_SAVE_USER_MSRS; i++) |
a2fa3e9f | 788 | wrmsrl(host_save_user_msrs[i], svm->host_user_msrs[i]); |
94dfbdb3 | 789 | |
ad312c7c | 790 | rdtscll(vcpu->arch.host_tsc); |
6aa8b732 AK |
791 | } |
792 | ||
6aa8b732 AK |
793 | static unsigned long svm_get_rflags(struct kvm_vcpu *vcpu) |
794 | { | |
a2fa3e9f | 795 | return to_svm(vcpu)->vmcb->save.rflags; |
6aa8b732 AK |
796 | } |
797 | ||
798 | static void svm_set_rflags(struct kvm_vcpu *vcpu, unsigned long rflags) | |
799 | { | |
a2fa3e9f | 800 | to_svm(vcpu)->vmcb->save.rflags = rflags; |
6aa8b732 AK |
801 | } |
802 | ||
6de4f3ad AK |
803 | static void svm_cache_reg(struct kvm_vcpu *vcpu, enum kvm_reg reg) |
804 | { | |
805 | switch (reg) { | |
806 | case VCPU_EXREG_PDPTR: | |
807 | BUG_ON(!npt_enabled); | |
808 | load_pdptrs(vcpu, vcpu->arch.cr3); | |
809 | break; | |
810 | default: | |
811 | BUG(); | |
812 | } | |
813 | } | |
814 | ||
f0b85051 AG |
815 | static void svm_set_vintr(struct vcpu_svm *svm) |
816 | { | |
817 | svm->vmcb->control.intercept |= 1ULL << INTERCEPT_VINTR; | |
818 | } | |
819 | ||
820 | static void svm_clear_vintr(struct vcpu_svm *svm) | |
821 | { | |
822 | svm->vmcb->control.intercept &= ~(1ULL << INTERCEPT_VINTR); | |
823 | } | |
824 | ||
6aa8b732 AK |
825 | static struct vmcb_seg *svm_seg(struct kvm_vcpu *vcpu, int seg) |
826 | { | |
a2fa3e9f | 827 | struct vmcb_save_area *save = &to_svm(vcpu)->vmcb->save; |
6aa8b732 AK |
828 | |
829 | switch (seg) { | |
830 | case VCPU_SREG_CS: return &save->cs; | |
831 | case VCPU_SREG_DS: return &save->ds; | |
832 | case VCPU_SREG_ES: return &save->es; | |
833 | case VCPU_SREG_FS: return &save->fs; | |
834 | case VCPU_SREG_GS: return &save->gs; | |
835 | case VCPU_SREG_SS: return &save->ss; | |
836 | case VCPU_SREG_TR: return &save->tr; | |
837 | case VCPU_SREG_LDTR: return &save->ldtr; | |
838 | } | |
839 | BUG(); | |
8b6d44c7 | 840 | return NULL; |
6aa8b732 AK |
841 | } |
842 | ||
843 | static u64 svm_get_segment_base(struct kvm_vcpu *vcpu, int seg) | |
844 | { | |
845 | struct vmcb_seg *s = svm_seg(vcpu, seg); | |
846 | ||
847 | return s->base; | |
848 | } | |
849 | ||
850 | static void svm_get_segment(struct kvm_vcpu *vcpu, | |
851 | struct kvm_segment *var, int seg) | |
852 | { | |
853 | struct vmcb_seg *s = svm_seg(vcpu, seg); | |
854 | ||
855 | var->base = s->base; | |
856 | var->limit = s->limit; | |
857 | var->selector = s->selector; | |
858 | var->type = s->attrib & SVM_SELECTOR_TYPE_MASK; | |
859 | var->s = (s->attrib >> SVM_SELECTOR_S_SHIFT) & 1; | |
860 | var->dpl = (s->attrib >> SVM_SELECTOR_DPL_SHIFT) & 3; | |
861 | var->present = (s->attrib >> SVM_SELECTOR_P_SHIFT) & 1; | |
862 | var->avl = (s->attrib >> SVM_SELECTOR_AVL_SHIFT) & 1; | |
863 | var->l = (s->attrib >> SVM_SELECTOR_L_SHIFT) & 1; | |
864 | var->db = (s->attrib >> SVM_SELECTOR_DB_SHIFT) & 1; | |
865 | var->g = (s->attrib >> SVM_SELECTOR_G_SHIFT) & 1; | |
25022acc | 866 | |
19bca6ab AP |
867 | /* AMD's VMCB does not have an explicit unusable field, so emulate it |
868 | * for cross vendor migration purposes by "not present" | |
869 | */ | |
870 | var->unusable = !var->present || (var->type == 0); | |
871 | ||
1fbdc7a5 AP |
872 | switch (seg) { |
873 | case VCPU_SREG_CS: | |
874 | /* | |
875 | * SVM always stores 0 for the 'G' bit in the CS selector in | |
876 | * the VMCB on a VMEXIT. This hurts cross-vendor migration: | |
877 | * Intel's VMENTRY has a check on the 'G' bit. | |
878 | */ | |
25022acc | 879 | var->g = s->limit > 0xfffff; |
1fbdc7a5 AP |
880 | break; |
881 | case VCPU_SREG_TR: | |
882 | /* | |
883 | * Work around a bug where the busy flag in the tr selector | |
884 | * isn't exposed | |
885 | */ | |
c0d09828 | 886 | var->type |= 0x2; |
1fbdc7a5 AP |
887 | break; |
888 | case VCPU_SREG_DS: | |
889 | case VCPU_SREG_ES: | |
890 | case VCPU_SREG_FS: | |
891 | case VCPU_SREG_GS: | |
892 | /* | |
893 | * The accessed bit must always be set in the segment | |
894 | * descriptor cache, although it can be cleared in the | |
895 | * descriptor, the cached bit always remains at 1. Since | |
896 | * Intel has a check on this, set it here to support | |
897 | * cross-vendor migration. | |
898 | */ | |
899 | if (!var->unusable) | |
900 | var->type |= 0x1; | |
901 | break; | |
b586eb02 AP |
902 | case VCPU_SREG_SS: |
903 | /* On AMD CPUs sometimes the DB bit in the segment | |
904 | * descriptor is left as 1, although the whole segment has | |
905 | * been made unusable. Clear it here to pass an Intel VMX | |
906 | * entry check when cross vendor migrating. | |
907 | */ | |
908 | if (var->unusable) | |
909 | var->db = 0; | |
910 | break; | |
1fbdc7a5 | 911 | } |
6aa8b732 AK |
912 | } |
913 | ||
2e4d2653 IE |
914 | static int svm_get_cpl(struct kvm_vcpu *vcpu) |
915 | { | |
916 | struct vmcb_save_area *save = &to_svm(vcpu)->vmcb->save; | |
917 | ||
918 | return save->cpl; | |
919 | } | |
920 | ||
6aa8b732 AK |
921 | static void svm_get_idt(struct kvm_vcpu *vcpu, struct descriptor_table *dt) |
922 | { | |
a2fa3e9f GH |
923 | struct vcpu_svm *svm = to_svm(vcpu); |
924 | ||
925 | dt->limit = svm->vmcb->save.idtr.limit; | |
926 | dt->base = svm->vmcb->save.idtr.base; | |
6aa8b732 AK |
927 | } |
928 | ||
929 | static void svm_set_idt(struct kvm_vcpu *vcpu, struct descriptor_table *dt) | |
930 | { | |
a2fa3e9f GH |
931 | struct vcpu_svm *svm = to_svm(vcpu); |
932 | ||
933 | svm->vmcb->save.idtr.limit = dt->limit; | |
934 | svm->vmcb->save.idtr.base = dt->base ; | |
6aa8b732 AK |
935 | } |
936 | ||
937 | static void svm_get_gdt(struct kvm_vcpu *vcpu, struct descriptor_table *dt) | |
938 | { | |
a2fa3e9f GH |
939 | struct vcpu_svm *svm = to_svm(vcpu); |
940 | ||
941 | dt->limit = svm->vmcb->save.gdtr.limit; | |
942 | dt->base = svm->vmcb->save.gdtr.base; | |
6aa8b732 AK |
943 | } |
944 | ||
945 | static void svm_set_gdt(struct kvm_vcpu *vcpu, struct descriptor_table *dt) | |
946 | { | |
a2fa3e9f GH |
947 | struct vcpu_svm *svm = to_svm(vcpu); |
948 | ||
949 | svm->vmcb->save.gdtr.limit = dt->limit; | |
950 | svm->vmcb->save.gdtr.base = dt->base ; | |
6aa8b732 AK |
951 | } |
952 | ||
25c4c276 | 953 | static void svm_decache_cr4_guest_bits(struct kvm_vcpu *vcpu) |
399badf3 AK |
954 | { |
955 | } | |
956 | ||
6aa8b732 AK |
957 | static void svm_set_cr0(struct kvm_vcpu *vcpu, unsigned long cr0) |
958 | { | |
a2fa3e9f GH |
959 | struct vcpu_svm *svm = to_svm(vcpu); |
960 | ||
05b3e0c2 | 961 | #ifdef CONFIG_X86_64 |
ad312c7c | 962 | if (vcpu->arch.shadow_efer & EFER_LME) { |
707d92fa | 963 | if (!is_paging(vcpu) && (cr0 & X86_CR0_PG)) { |
ad312c7c | 964 | vcpu->arch.shadow_efer |= EFER_LMA; |
2b5203ee | 965 | svm->vmcb->save.efer |= EFER_LMA | EFER_LME; |
6aa8b732 AK |
966 | } |
967 | ||
d77c26fc | 968 | if (is_paging(vcpu) && !(cr0 & X86_CR0_PG)) { |
ad312c7c | 969 | vcpu->arch.shadow_efer &= ~EFER_LMA; |
2b5203ee | 970 | svm->vmcb->save.efer &= ~(EFER_LMA | EFER_LME); |
6aa8b732 AK |
971 | } |
972 | } | |
973 | #endif | |
709ddebf JR |
974 | if (npt_enabled) |
975 | goto set; | |
976 | ||
ad312c7c | 977 | if ((vcpu->arch.cr0 & X86_CR0_TS) && !(cr0 & X86_CR0_TS)) { |
a2fa3e9f | 978 | svm->vmcb->control.intercept_exceptions &= ~(1 << NM_VECTOR); |
7807fa6c AL |
979 | vcpu->fpu_active = 1; |
980 | } | |
981 | ||
ad312c7c | 982 | vcpu->arch.cr0 = cr0; |
707d92fa | 983 | cr0 |= X86_CR0_PG | X86_CR0_WP; |
6b390b63 JR |
984 | if (!vcpu->fpu_active) { |
985 | svm->vmcb->control.intercept_exceptions |= (1 << NM_VECTOR); | |
334df50a | 986 | cr0 |= X86_CR0_TS; |
6b390b63 | 987 | } |
709ddebf JR |
988 | set: |
989 | /* | |
990 | * re-enable caching here because the QEMU bios | |
991 | * does not do it - this results in some delay at | |
992 | * reboot | |
993 | */ | |
994 | cr0 &= ~(X86_CR0_CD | X86_CR0_NW); | |
a2fa3e9f | 995 | svm->vmcb->save.cr0 = cr0; |
6aa8b732 AK |
996 | } |
997 | ||
998 | static void svm_set_cr4(struct kvm_vcpu *vcpu, unsigned long cr4) | |
999 | { | |
6394b649 | 1000 | unsigned long host_cr4_mce = read_cr4() & X86_CR4_MCE; |
e5eab0ce JR |
1001 | unsigned long old_cr4 = to_svm(vcpu)->vmcb->save.cr4; |
1002 | ||
1003 | if (npt_enabled && ((old_cr4 ^ cr4) & X86_CR4_PGE)) | |
1004 | force_new_asid(vcpu); | |
6394b649 | 1005 | |
ec077263 JR |
1006 | vcpu->arch.cr4 = cr4; |
1007 | if (!npt_enabled) | |
1008 | cr4 |= X86_CR4_PAE; | |
6394b649 | 1009 | cr4 |= host_cr4_mce; |
ec077263 | 1010 | to_svm(vcpu)->vmcb->save.cr4 = cr4; |
6aa8b732 AK |
1011 | } |
1012 | ||
1013 | static void svm_set_segment(struct kvm_vcpu *vcpu, | |
1014 | struct kvm_segment *var, int seg) | |
1015 | { | |
a2fa3e9f | 1016 | struct vcpu_svm *svm = to_svm(vcpu); |
6aa8b732 AK |
1017 | struct vmcb_seg *s = svm_seg(vcpu, seg); |
1018 | ||
1019 | s->base = var->base; | |
1020 | s->limit = var->limit; | |
1021 | s->selector = var->selector; | |
1022 | if (var->unusable) | |
1023 | s->attrib = 0; | |
1024 | else { | |
1025 | s->attrib = (var->type & SVM_SELECTOR_TYPE_MASK); | |
1026 | s->attrib |= (var->s & 1) << SVM_SELECTOR_S_SHIFT; | |
1027 | s->attrib |= (var->dpl & 3) << SVM_SELECTOR_DPL_SHIFT; | |
1028 | s->attrib |= (var->present & 1) << SVM_SELECTOR_P_SHIFT; | |
1029 | s->attrib |= (var->avl & 1) << SVM_SELECTOR_AVL_SHIFT; | |
1030 | s->attrib |= (var->l & 1) << SVM_SELECTOR_L_SHIFT; | |
1031 | s->attrib |= (var->db & 1) << SVM_SELECTOR_DB_SHIFT; | |
1032 | s->attrib |= (var->g & 1) << SVM_SELECTOR_G_SHIFT; | |
1033 | } | |
1034 | if (seg == VCPU_SREG_CS) | |
a2fa3e9f GH |
1035 | svm->vmcb->save.cpl |
1036 | = (svm->vmcb->save.cs.attrib | |
6aa8b732 AK |
1037 | >> SVM_SELECTOR_DPL_SHIFT) & 3; |
1038 | ||
1039 | } | |
1040 | ||
44c11430 | 1041 | static void update_db_intercept(struct kvm_vcpu *vcpu) |
6aa8b732 | 1042 | { |
d0bfb940 JK |
1043 | struct vcpu_svm *svm = to_svm(vcpu); |
1044 | ||
d0bfb940 JK |
1045 | svm->vmcb->control.intercept_exceptions &= |
1046 | ~((1 << DB_VECTOR) | (1 << BP_VECTOR)); | |
44c11430 GN |
1047 | |
1048 | if (vcpu->arch.singlestep) | |
1049 | svm->vmcb->control.intercept_exceptions |= (1 << DB_VECTOR); | |
1050 | ||
d0bfb940 JK |
1051 | if (vcpu->guest_debug & KVM_GUESTDBG_ENABLE) { |
1052 | if (vcpu->guest_debug & | |
1053 | (KVM_GUESTDBG_SINGLESTEP | KVM_GUESTDBG_USE_HW_BP)) | |
1054 | svm->vmcb->control.intercept_exceptions |= | |
1055 | 1 << DB_VECTOR; | |
1056 | if (vcpu->guest_debug & KVM_GUESTDBG_USE_SW_BP) | |
1057 | svm->vmcb->control.intercept_exceptions |= | |
1058 | 1 << BP_VECTOR; | |
1059 | } else | |
1060 | vcpu->guest_debug = 0; | |
44c11430 GN |
1061 | } |
1062 | ||
1063 | static int svm_guest_debug(struct kvm_vcpu *vcpu, struct kvm_guest_debug *dbg) | |
1064 | { | |
1065 | int old_debug = vcpu->guest_debug; | |
1066 | struct vcpu_svm *svm = to_svm(vcpu); | |
1067 | ||
1068 | vcpu->guest_debug = dbg->control; | |
1069 | ||
1070 | update_db_intercept(vcpu); | |
d0bfb940 | 1071 | |
ae675ef0 JK |
1072 | if (vcpu->guest_debug & KVM_GUESTDBG_USE_HW_BP) |
1073 | svm->vmcb->save.dr7 = dbg->arch.debugreg[7]; | |
1074 | else | |
1075 | svm->vmcb->save.dr7 = vcpu->arch.dr7; | |
1076 | ||
d0bfb940 JK |
1077 | if (vcpu->guest_debug & KVM_GUESTDBG_SINGLESTEP) |
1078 | svm->vmcb->save.rflags |= X86_EFLAGS_TF | X86_EFLAGS_RF; | |
1079 | else if (old_debug & KVM_GUESTDBG_SINGLESTEP) | |
1080 | svm->vmcb->save.rflags &= ~(X86_EFLAGS_TF | X86_EFLAGS_RF); | |
1081 | ||
1082 | return 0; | |
6aa8b732 AK |
1083 | } |
1084 | ||
1085 | static void load_host_msrs(struct kvm_vcpu *vcpu) | |
1086 | { | |
94dfbdb3 | 1087 | #ifdef CONFIG_X86_64 |
a2fa3e9f | 1088 | wrmsrl(MSR_GS_BASE, to_svm(vcpu)->host_gs_base); |
94dfbdb3 | 1089 | #endif |
6aa8b732 AK |
1090 | } |
1091 | ||
1092 | static void save_host_msrs(struct kvm_vcpu *vcpu) | |
1093 | { | |
94dfbdb3 | 1094 | #ifdef CONFIG_X86_64 |
a2fa3e9f | 1095 | rdmsrl(MSR_GS_BASE, to_svm(vcpu)->host_gs_base); |
94dfbdb3 | 1096 | #endif |
6aa8b732 AK |
1097 | } |
1098 | ||
e756fc62 | 1099 | static void new_asid(struct vcpu_svm *svm, struct svm_cpu_data *svm_data) |
6aa8b732 AK |
1100 | { |
1101 | if (svm_data->next_asid > svm_data->max_asid) { | |
1102 | ++svm_data->asid_generation; | |
1103 | svm_data->next_asid = 1; | |
a2fa3e9f | 1104 | svm->vmcb->control.tlb_ctl = TLB_CONTROL_FLUSH_ALL_ASID; |
6aa8b732 AK |
1105 | } |
1106 | ||
a2fa3e9f GH |
1107 | svm->asid_generation = svm_data->asid_generation; |
1108 | svm->vmcb->control.asid = svm_data->next_asid++; | |
6aa8b732 AK |
1109 | } |
1110 | ||
6aa8b732 AK |
1111 | static unsigned long svm_get_dr(struct kvm_vcpu *vcpu, int dr) |
1112 | { | |
42dbaa5a JK |
1113 | struct vcpu_svm *svm = to_svm(vcpu); |
1114 | unsigned long val; | |
1115 | ||
1116 | switch (dr) { | |
1117 | case 0 ... 3: | |
1118 | val = vcpu->arch.db[dr]; | |
1119 | break; | |
1120 | case 6: | |
1121 | if (vcpu->guest_debug & KVM_GUESTDBG_USE_HW_BP) | |
1122 | val = vcpu->arch.dr6; | |
1123 | else | |
1124 | val = svm->vmcb->save.dr6; | |
1125 | break; | |
1126 | case 7: | |
1127 | if (vcpu->guest_debug & KVM_GUESTDBG_USE_HW_BP) | |
1128 | val = vcpu->arch.dr7; | |
1129 | else | |
1130 | val = svm->vmcb->save.dr7; | |
1131 | break; | |
1132 | default: | |
1133 | val = 0; | |
1134 | } | |
1135 | ||
af9ca2d7 | 1136 | return val; |
6aa8b732 AK |
1137 | } |
1138 | ||
1139 | static void svm_set_dr(struct kvm_vcpu *vcpu, int dr, unsigned long value, | |
1140 | int *exception) | |
1141 | { | |
a2fa3e9f GH |
1142 | struct vcpu_svm *svm = to_svm(vcpu); |
1143 | ||
42dbaa5a | 1144 | *exception = 0; |
6aa8b732 AK |
1145 | |
1146 | switch (dr) { | |
1147 | case 0 ... 3: | |
42dbaa5a JK |
1148 | vcpu->arch.db[dr] = value; |
1149 | if (!(vcpu->guest_debug & KVM_GUESTDBG_USE_HW_BP)) | |
1150 | vcpu->arch.eff_db[dr] = value; | |
6aa8b732 AK |
1151 | return; |
1152 | case 4 ... 5: | |
42dbaa5a | 1153 | if (vcpu->arch.cr4 & X86_CR4_DE) |
6aa8b732 | 1154 | *exception = UD_VECTOR; |
42dbaa5a JK |
1155 | return; |
1156 | case 6: | |
1157 | if (value & 0xffffffff00000000ULL) { | |
1158 | *exception = GP_VECTOR; | |
6aa8b732 AK |
1159 | return; |
1160 | } | |
42dbaa5a JK |
1161 | vcpu->arch.dr6 = (value & DR6_VOLATILE) | DR6_FIXED_1; |
1162 | return; | |
1163 | case 7: | |
1164 | if (value & 0xffffffff00000000ULL) { | |
6aa8b732 AK |
1165 | *exception = GP_VECTOR; |
1166 | return; | |
1167 | } | |
42dbaa5a JK |
1168 | vcpu->arch.dr7 = (value & DR7_VOLATILE) | DR7_FIXED_1; |
1169 | if (!(vcpu->guest_debug & KVM_GUESTDBG_USE_HW_BP)) { | |
1170 | svm->vmcb->save.dr7 = vcpu->arch.dr7; | |
1171 | vcpu->arch.switch_db_regs = (value & DR7_BP_EN_MASK); | |
1172 | } | |
6aa8b732 | 1173 | return; |
6aa8b732 | 1174 | default: |
42dbaa5a | 1175 | /* FIXME: Possible case? */ |
6aa8b732 | 1176 | printk(KERN_DEBUG "%s: unexpected dr %u\n", |
b8688d51 | 1177 | __func__, dr); |
6aa8b732 AK |
1178 | *exception = UD_VECTOR; |
1179 | return; | |
1180 | } | |
1181 | } | |
1182 | ||
e756fc62 | 1183 | static int pf_interception(struct vcpu_svm *svm, struct kvm_run *kvm_run) |
6aa8b732 | 1184 | { |
6aa8b732 AK |
1185 | u64 fault_address; |
1186 | u32 error_code; | |
6aa8b732 | 1187 | |
a2fa3e9f GH |
1188 | fault_address = svm->vmcb->control.exit_info_2; |
1189 | error_code = svm->vmcb->control.exit_info_1; | |
af9ca2d7 | 1190 | |
229456fc | 1191 | trace_kvm_page_fault(fault_address, error_code); |
52c7847d AK |
1192 | if (!npt_enabled && kvm_event_needs_reinjection(&svm->vcpu)) |
1193 | kvm_mmu_unprotect_page_virt(&svm->vcpu, fault_address); | |
3067714c | 1194 | return kvm_mmu_page_fault(&svm->vcpu, fault_address, error_code); |
6aa8b732 AK |
1195 | } |
1196 | ||
d0bfb940 JK |
1197 | static int db_interception(struct vcpu_svm *svm, struct kvm_run *kvm_run) |
1198 | { | |
1199 | if (!(svm->vcpu.guest_debug & | |
44c11430 GN |
1200 | (KVM_GUESTDBG_SINGLESTEP | KVM_GUESTDBG_USE_HW_BP)) && |
1201 | !svm->vcpu.arch.singlestep) { | |
d0bfb940 JK |
1202 | kvm_queue_exception(&svm->vcpu, DB_VECTOR); |
1203 | return 1; | |
1204 | } | |
44c11430 GN |
1205 | |
1206 | if (svm->vcpu.arch.singlestep) { | |
1207 | svm->vcpu.arch.singlestep = false; | |
1208 | if (!(svm->vcpu.guest_debug & KVM_GUESTDBG_SINGLESTEP)) | |
1209 | svm->vmcb->save.rflags &= | |
1210 | ~(X86_EFLAGS_TF | X86_EFLAGS_RF); | |
1211 | update_db_intercept(&svm->vcpu); | |
1212 | } | |
1213 | ||
1214 | if (svm->vcpu.guest_debug & | |
1215 | (KVM_GUESTDBG_SINGLESTEP | KVM_GUESTDBG_USE_HW_BP)){ | |
1216 | kvm_run->exit_reason = KVM_EXIT_DEBUG; | |
1217 | kvm_run->debug.arch.pc = | |
1218 | svm->vmcb->save.cs.base + svm->vmcb->save.rip; | |
1219 | kvm_run->debug.arch.exception = DB_VECTOR; | |
1220 | return 0; | |
1221 | } | |
1222 | ||
1223 | return 1; | |
d0bfb940 JK |
1224 | } |
1225 | ||
1226 | static int bp_interception(struct vcpu_svm *svm, struct kvm_run *kvm_run) | |
1227 | { | |
1228 | kvm_run->exit_reason = KVM_EXIT_DEBUG; | |
1229 | kvm_run->debug.arch.pc = svm->vmcb->save.cs.base + svm->vmcb->save.rip; | |
1230 | kvm_run->debug.arch.exception = BP_VECTOR; | |
1231 | return 0; | |
1232 | } | |
1233 | ||
7aa81cc0 AL |
1234 | static int ud_interception(struct vcpu_svm *svm, struct kvm_run *kvm_run) |
1235 | { | |
1236 | int er; | |
1237 | ||
571008da | 1238 | er = emulate_instruction(&svm->vcpu, kvm_run, 0, 0, EMULTYPE_TRAP_UD); |
7aa81cc0 | 1239 | if (er != EMULATE_DONE) |
7ee5d940 | 1240 | kvm_queue_exception(&svm->vcpu, UD_VECTOR); |
7aa81cc0 AL |
1241 | return 1; |
1242 | } | |
1243 | ||
e756fc62 | 1244 | static int nm_interception(struct vcpu_svm *svm, struct kvm_run *kvm_run) |
7807fa6c | 1245 | { |
a2fa3e9f | 1246 | svm->vmcb->control.intercept_exceptions &= ~(1 << NM_VECTOR); |
ad312c7c | 1247 | if (!(svm->vcpu.arch.cr0 & X86_CR0_TS)) |
a2fa3e9f | 1248 | svm->vmcb->save.cr0 &= ~X86_CR0_TS; |
e756fc62 | 1249 | svm->vcpu.fpu_active = 1; |
a2fa3e9f GH |
1250 | |
1251 | return 1; | |
7807fa6c AL |
1252 | } |
1253 | ||
53371b50 JR |
1254 | static int mc_interception(struct vcpu_svm *svm, struct kvm_run *kvm_run) |
1255 | { | |
1256 | /* | |
1257 | * On an #MC intercept the MCE handler is not called automatically in | |
1258 | * the host. So do it by hand here. | |
1259 | */ | |
1260 | asm volatile ( | |
1261 | "int $0x12\n"); | |
1262 | /* not sure if we ever come back to this point */ | |
1263 | ||
1264 | return 1; | |
1265 | } | |
1266 | ||
e756fc62 | 1267 | static int shutdown_interception(struct vcpu_svm *svm, struct kvm_run *kvm_run) |
46fe4ddd JR |
1268 | { |
1269 | /* | |
1270 | * VMCB is undefined after a SHUTDOWN intercept | |
1271 | * so reinitialize it. | |
1272 | */ | |
a2fa3e9f | 1273 | clear_page(svm->vmcb); |
e6101a96 | 1274 | init_vmcb(svm); |
46fe4ddd JR |
1275 | |
1276 | kvm_run->exit_reason = KVM_EXIT_SHUTDOWN; | |
1277 | return 0; | |
1278 | } | |
1279 | ||
e756fc62 | 1280 | static int io_interception(struct vcpu_svm *svm, struct kvm_run *kvm_run) |
6aa8b732 | 1281 | { |
d77c26fc | 1282 | u32 io_info = svm->vmcb->control.exit_info_1; /* address size bug? */ |
34c33d16 | 1283 | int size, in, string; |
039576c0 | 1284 | unsigned port; |
6aa8b732 | 1285 | |
e756fc62 | 1286 | ++svm->vcpu.stat.io_exits; |
6aa8b732 | 1287 | |
a2fa3e9f | 1288 | svm->next_rip = svm->vmcb->control.exit_info_2; |
6aa8b732 | 1289 | |
e70669ab LV |
1290 | string = (io_info & SVM_IOIO_STR_MASK) != 0; |
1291 | ||
1292 | if (string) { | |
3427318f LV |
1293 | if (emulate_instruction(&svm->vcpu, |
1294 | kvm_run, 0, 0, 0) == EMULATE_DO_MMIO) | |
e70669ab LV |
1295 | return 0; |
1296 | return 1; | |
1297 | } | |
1298 | ||
039576c0 AK |
1299 | in = (io_info & SVM_IOIO_TYPE_MASK) != 0; |
1300 | port = io_info >> 16; | |
1301 | size = (io_info & SVM_IOIO_SIZE_MASK) >> SVM_IOIO_SIZE_SHIFT; | |
6aa8b732 | 1302 | |
e93f36bc | 1303 | skip_emulated_instruction(&svm->vcpu); |
3090dd73 | 1304 | return kvm_emulate_pio(&svm->vcpu, kvm_run, in, size, port); |
6aa8b732 AK |
1305 | } |
1306 | ||
c47f098d JR |
1307 | static int nmi_interception(struct vcpu_svm *svm, struct kvm_run *kvm_run) |
1308 | { | |
1309 | return 1; | |
1310 | } | |
1311 | ||
a0698055 JR |
1312 | static int intr_interception(struct vcpu_svm *svm, struct kvm_run *kvm_run) |
1313 | { | |
1314 | ++svm->vcpu.stat.irq_exits; | |
1315 | return 1; | |
1316 | } | |
1317 | ||
e756fc62 | 1318 | static int nop_on_interception(struct vcpu_svm *svm, struct kvm_run *kvm_run) |
6aa8b732 AK |
1319 | { |
1320 | return 1; | |
1321 | } | |
1322 | ||
e756fc62 | 1323 | static int halt_interception(struct vcpu_svm *svm, struct kvm_run *kvm_run) |
6aa8b732 | 1324 | { |
5fdbf976 | 1325 | svm->next_rip = kvm_rip_read(&svm->vcpu) + 1; |
e756fc62 RR |
1326 | skip_emulated_instruction(&svm->vcpu); |
1327 | return kvm_emulate_halt(&svm->vcpu); | |
6aa8b732 AK |
1328 | } |
1329 | ||
e756fc62 | 1330 | static int vmmcall_interception(struct vcpu_svm *svm, struct kvm_run *kvm_run) |
02e235bc | 1331 | { |
5fdbf976 | 1332 | svm->next_rip = kvm_rip_read(&svm->vcpu) + 3; |
e756fc62 | 1333 | skip_emulated_instruction(&svm->vcpu); |
7aa81cc0 AL |
1334 | kvm_emulate_hypercall(&svm->vcpu); |
1335 | return 1; | |
02e235bc AK |
1336 | } |
1337 | ||
c0725420 AG |
1338 | static int nested_svm_check_permissions(struct vcpu_svm *svm) |
1339 | { | |
1340 | if (!(svm->vcpu.arch.shadow_efer & EFER_SVME) | |
1341 | || !is_paging(&svm->vcpu)) { | |
1342 | kvm_queue_exception(&svm->vcpu, UD_VECTOR); | |
1343 | return 1; | |
1344 | } | |
1345 | ||
1346 | if (svm->vmcb->save.cpl) { | |
1347 | kvm_inject_gp(&svm->vcpu, 0); | |
1348 | return 1; | |
1349 | } | |
1350 | ||
1351 | return 0; | |
1352 | } | |
1353 | ||
cf74a78b AG |
1354 | static int nested_svm_check_exception(struct vcpu_svm *svm, unsigned nr, |
1355 | bool has_error_code, u32 error_code) | |
1356 | { | |
0295ad7d JR |
1357 | if (!is_nested(svm)) |
1358 | return 0; | |
cf74a78b | 1359 | |
0295ad7d JR |
1360 | svm->vmcb->control.exit_code = SVM_EXIT_EXCP_BASE + nr; |
1361 | svm->vmcb->control.exit_code_hi = 0; | |
1362 | svm->vmcb->control.exit_info_1 = error_code; | |
1363 | svm->vmcb->control.exit_info_2 = svm->vcpu.arch.cr2; | |
1364 | ||
410e4d57 | 1365 | return nested_svm_exit_handled(svm); |
cf74a78b AG |
1366 | } |
1367 | ||
1368 | static inline int nested_svm_intr(struct vcpu_svm *svm) | |
1369 | { | |
26666957 JR |
1370 | if (!is_nested(svm)) |
1371 | return 0; | |
cf74a78b | 1372 | |
26666957 JR |
1373 | if (!(svm->vcpu.arch.hflags & HF_VINTR_MASK)) |
1374 | return 0; | |
cf74a78b | 1375 | |
26666957 JR |
1376 | if (!(svm->vcpu.arch.hflags & HF_HIF_MASK)) |
1377 | return 0; | |
cf74a78b | 1378 | |
26666957 JR |
1379 | svm->vmcb->control.exit_code = SVM_EXIT_INTR; |
1380 | ||
1381 | if (nested_svm_exit_handled(svm)) { | |
1382 | nsvm_printk("VMexit -> INTR\n"); | |
1383 | return 1; | |
cf74a78b AG |
1384 | } |
1385 | ||
1386 | return 0; | |
1387 | } | |
1388 | ||
34f80cfa JR |
1389 | static void *nested_svm_map(struct vcpu_svm *svm, u64 gpa, enum km_type idx) |
1390 | { | |
1391 | struct page *page; | |
1392 | ||
1393 | down_read(¤t->mm->mmap_sem); | |
1394 | page = gfn_to_page(svm->vcpu.kvm, gpa >> PAGE_SHIFT); | |
1395 | up_read(¤t->mm->mmap_sem); | |
1396 | ||
1397 | if (is_error_page(page)) | |
1398 | goto error; | |
1399 | ||
1400 | return kmap_atomic(page, idx); | |
1401 | ||
1402 | error: | |
1403 | kvm_release_page_clean(page); | |
1404 | kvm_inject_gp(&svm->vcpu, 0); | |
1405 | ||
1406 | return NULL; | |
1407 | } | |
1408 | ||
1409 | static void nested_svm_unmap(void *addr, enum km_type idx) | |
1410 | { | |
1411 | struct page *page; | |
1412 | ||
1413 | if (!addr) | |
1414 | return; | |
1415 | ||
1416 | page = kmap_atomic_to_page(addr); | |
1417 | ||
1418 | kunmap_atomic(addr, idx); | |
1419 | kvm_release_page_dirty(page); | |
1420 | } | |
1421 | ||
3d62d9aa | 1422 | static bool nested_svm_exit_handled_msr(struct vcpu_svm *svm) |
4c2161ae | 1423 | { |
4c2161ae | 1424 | u32 param = svm->vmcb->control.exit_info_1 & 1; |
3d62d9aa JR |
1425 | u32 msr = svm->vcpu.arch.regs[VCPU_REGS_RCX]; |
1426 | bool ret = false; | |
1427 | u32 t0, t1; | |
1428 | u8 *msrpm; | |
4c2161ae | 1429 | |
3d62d9aa JR |
1430 | if (!(svm->nested.intercept & (1ULL << INTERCEPT_MSR_PROT))) |
1431 | return false; | |
1432 | ||
1433 | msrpm = nested_svm_map(svm, svm->nested.vmcb_msrpm, KM_USER0); | |
1434 | ||
1435 | if (!msrpm) | |
1436 | goto out; | |
4c2161ae JR |
1437 | |
1438 | switch (msr) { | |
1439 | case 0 ... 0x1fff: | |
1440 | t0 = (msr * 2) % 8; | |
1441 | t1 = msr / 8; | |
1442 | break; | |
1443 | case 0xc0000000 ... 0xc0001fff: | |
1444 | t0 = (8192 + msr - 0xc0000000) * 2; | |
1445 | t1 = (t0 / 8); | |
1446 | t0 %= 8; | |
1447 | break; | |
1448 | case 0xc0010000 ... 0xc0011fff: | |
1449 | t0 = (16384 + msr - 0xc0010000) * 2; | |
1450 | t1 = (t0 / 8); | |
1451 | t0 %= 8; | |
1452 | break; | |
1453 | default: | |
3d62d9aa JR |
1454 | ret = true; |
1455 | goto out; | |
4c2161ae | 1456 | } |
4c2161ae | 1457 | |
3d62d9aa JR |
1458 | ret = msrpm[t1] & ((1 << param) << t0); |
1459 | ||
1460 | out: | |
1461 | nested_svm_unmap(msrpm, KM_USER0); | |
1462 | ||
1463 | return ret; | |
4c2161ae JR |
1464 | } |
1465 | ||
410e4d57 | 1466 | static int nested_svm_exit_special(struct vcpu_svm *svm) |
cf74a78b | 1467 | { |
cf74a78b | 1468 | u32 exit_code = svm->vmcb->control.exit_code; |
4c2161ae | 1469 | |
410e4d57 JR |
1470 | switch (exit_code) { |
1471 | case SVM_EXIT_INTR: | |
1472 | case SVM_EXIT_NMI: | |
1473 | return NESTED_EXIT_HOST; | |
cf74a78b | 1474 | /* For now we are always handling NPFs when using them */ |
410e4d57 JR |
1475 | case SVM_EXIT_NPF: |
1476 | if (npt_enabled) | |
1477 | return NESTED_EXIT_HOST; | |
1478 | break; | |
1479 | /* When we're shadowing, trap PFs */ | |
1480 | case SVM_EXIT_EXCP_BASE + PF_VECTOR: | |
1481 | if (!npt_enabled) | |
1482 | return NESTED_EXIT_HOST; | |
1483 | break; | |
1484 | default: | |
1485 | break; | |
cf74a78b AG |
1486 | } |
1487 | ||
410e4d57 JR |
1488 | return NESTED_EXIT_CONTINUE; |
1489 | } | |
1490 | ||
1491 | /* | |
1492 | * If this function returns true, this #vmexit was already handled | |
1493 | */ | |
1494 | static int nested_svm_exit_handled(struct vcpu_svm *svm) | |
1495 | { | |
1496 | u32 exit_code = svm->vmcb->control.exit_code; | |
1497 | int vmexit = NESTED_EXIT_HOST; | |
1498 | ||
cf74a78b | 1499 | switch (exit_code) { |
9c4e40b9 | 1500 | case SVM_EXIT_MSR: |
3d62d9aa | 1501 | vmexit = nested_svm_exit_handled_msr(svm); |
9c4e40b9 | 1502 | break; |
cf74a78b AG |
1503 | case SVM_EXIT_READ_CR0 ... SVM_EXIT_READ_CR8: { |
1504 | u32 cr_bits = 1 << (exit_code - SVM_EXIT_READ_CR0); | |
aad42c64 | 1505 | if (svm->nested.intercept_cr_read & cr_bits) |
410e4d57 | 1506 | vmexit = NESTED_EXIT_DONE; |
cf74a78b AG |
1507 | break; |
1508 | } | |
1509 | case SVM_EXIT_WRITE_CR0 ... SVM_EXIT_WRITE_CR8: { | |
1510 | u32 cr_bits = 1 << (exit_code - SVM_EXIT_WRITE_CR0); | |
aad42c64 | 1511 | if (svm->nested.intercept_cr_write & cr_bits) |
410e4d57 | 1512 | vmexit = NESTED_EXIT_DONE; |
cf74a78b AG |
1513 | break; |
1514 | } | |
1515 | case SVM_EXIT_READ_DR0 ... SVM_EXIT_READ_DR7: { | |
1516 | u32 dr_bits = 1 << (exit_code - SVM_EXIT_READ_DR0); | |
aad42c64 | 1517 | if (svm->nested.intercept_dr_read & dr_bits) |
410e4d57 | 1518 | vmexit = NESTED_EXIT_DONE; |
cf74a78b AG |
1519 | break; |
1520 | } | |
1521 | case SVM_EXIT_WRITE_DR0 ... SVM_EXIT_WRITE_DR7: { | |
1522 | u32 dr_bits = 1 << (exit_code - SVM_EXIT_WRITE_DR0); | |
aad42c64 | 1523 | if (svm->nested.intercept_dr_write & dr_bits) |
410e4d57 | 1524 | vmexit = NESTED_EXIT_DONE; |
cf74a78b AG |
1525 | break; |
1526 | } | |
1527 | case SVM_EXIT_EXCP_BASE ... SVM_EXIT_EXCP_BASE + 0x1f: { | |
1528 | u32 excp_bits = 1 << (exit_code - SVM_EXIT_EXCP_BASE); | |
aad42c64 | 1529 | if (svm->nested.intercept_exceptions & excp_bits) |
410e4d57 | 1530 | vmexit = NESTED_EXIT_DONE; |
cf74a78b AG |
1531 | break; |
1532 | } | |
1533 | default: { | |
1534 | u64 exit_bits = 1ULL << (exit_code - SVM_EXIT_INTR); | |
1535 | nsvm_printk("exit code: 0x%x\n", exit_code); | |
aad42c64 | 1536 | if (svm->nested.intercept & exit_bits) |
410e4d57 | 1537 | vmexit = NESTED_EXIT_DONE; |
cf74a78b AG |
1538 | } |
1539 | } | |
1540 | ||
410e4d57 | 1541 | if (vmexit == NESTED_EXIT_DONE) { |
9c4e40b9 JR |
1542 | nsvm_printk("#VMEXIT reason=%04x\n", exit_code); |
1543 | nested_svm_vmexit(svm); | |
1544 | } | |
1545 | ||
1546 | return vmexit; | |
cf74a78b AG |
1547 | } |
1548 | ||
0460a979 JR |
1549 | static inline void copy_vmcb_control_area(struct vmcb *dst_vmcb, struct vmcb *from_vmcb) |
1550 | { | |
1551 | struct vmcb_control_area *dst = &dst_vmcb->control; | |
1552 | struct vmcb_control_area *from = &from_vmcb->control; | |
1553 | ||
1554 | dst->intercept_cr_read = from->intercept_cr_read; | |
1555 | dst->intercept_cr_write = from->intercept_cr_write; | |
1556 | dst->intercept_dr_read = from->intercept_dr_read; | |
1557 | dst->intercept_dr_write = from->intercept_dr_write; | |
1558 | dst->intercept_exceptions = from->intercept_exceptions; | |
1559 | dst->intercept = from->intercept; | |
1560 | dst->iopm_base_pa = from->iopm_base_pa; | |
1561 | dst->msrpm_base_pa = from->msrpm_base_pa; | |
1562 | dst->tsc_offset = from->tsc_offset; | |
1563 | dst->asid = from->asid; | |
1564 | dst->tlb_ctl = from->tlb_ctl; | |
1565 | dst->int_ctl = from->int_ctl; | |
1566 | dst->int_vector = from->int_vector; | |
1567 | dst->int_state = from->int_state; | |
1568 | dst->exit_code = from->exit_code; | |
1569 | dst->exit_code_hi = from->exit_code_hi; | |
1570 | dst->exit_info_1 = from->exit_info_1; | |
1571 | dst->exit_info_2 = from->exit_info_2; | |
1572 | dst->exit_int_info = from->exit_int_info; | |
1573 | dst->exit_int_info_err = from->exit_int_info_err; | |
1574 | dst->nested_ctl = from->nested_ctl; | |
1575 | dst->event_inj = from->event_inj; | |
1576 | dst->event_inj_err = from->event_inj_err; | |
1577 | dst->nested_cr3 = from->nested_cr3; | |
1578 | dst->lbr_ctl = from->lbr_ctl; | |
1579 | } | |
1580 | ||
34f80cfa | 1581 | static int nested_svm_vmexit(struct vcpu_svm *svm) |
cf74a78b | 1582 | { |
34f80cfa | 1583 | struct vmcb *nested_vmcb; |
e6aa9abd | 1584 | struct vmcb *hsave = svm->nested.hsave; |
33740e40 | 1585 | struct vmcb *vmcb = svm->vmcb; |
cf74a78b | 1586 | |
34f80cfa JR |
1587 | nested_vmcb = nested_svm_map(svm, svm->nested.vmcb, KM_USER0); |
1588 | if (!nested_vmcb) | |
1589 | return 1; | |
1590 | ||
cf74a78b | 1591 | /* Give the current vmcb to the guest */ |
33740e40 JR |
1592 | disable_gif(svm); |
1593 | ||
1594 | nested_vmcb->save.es = vmcb->save.es; | |
1595 | nested_vmcb->save.cs = vmcb->save.cs; | |
1596 | nested_vmcb->save.ss = vmcb->save.ss; | |
1597 | nested_vmcb->save.ds = vmcb->save.ds; | |
1598 | nested_vmcb->save.gdtr = vmcb->save.gdtr; | |
1599 | nested_vmcb->save.idtr = vmcb->save.idtr; | |
1600 | if (npt_enabled) | |
1601 | nested_vmcb->save.cr3 = vmcb->save.cr3; | |
1602 | nested_vmcb->save.cr2 = vmcb->save.cr2; | |
1603 | nested_vmcb->save.rflags = vmcb->save.rflags; | |
1604 | nested_vmcb->save.rip = vmcb->save.rip; | |
1605 | nested_vmcb->save.rsp = vmcb->save.rsp; | |
1606 | nested_vmcb->save.rax = vmcb->save.rax; | |
1607 | nested_vmcb->save.dr7 = vmcb->save.dr7; | |
1608 | nested_vmcb->save.dr6 = vmcb->save.dr6; | |
1609 | nested_vmcb->save.cpl = vmcb->save.cpl; | |
1610 | ||
1611 | nested_vmcb->control.int_ctl = vmcb->control.int_ctl; | |
1612 | nested_vmcb->control.int_vector = vmcb->control.int_vector; | |
1613 | nested_vmcb->control.int_state = vmcb->control.int_state; | |
1614 | nested_vmcb->control.exit_code = vmcb->control.exit_code; | |
1615 | nested_vmcb->control.exit_code_hi = vmcb->control.exit_code_hi; | |
1616 | nested_vmcb->control.exit_info_1 = vmcb->control.exit_info_1; | |
1617 | nested_vmcb->control.exit_info_2 = vmcb->control.exit_info_2; | |
1618 | nested_vmcb->control.exit_int_info = vmcb->control.exit_int_info; | |
1619 | nested_vmcb->control.exit_int_info_err = vmcb->control.exit_int_info_err; | |
1620 | nested_vmcb->control.tlb_ctl = 0; | |
1621 | nested_vmcb->control.event_inj = 0; | |
1622 | nested_vmcb->control.event_inj_err = 0; | |
cf74a78b AG |
1623 | |
1624 | /* We always set V_INTR_MASKING and remember the old value in hflags */ | |
1625 | if (!(svm->vcpu.arch.hflags & HF_VINTR_MASK)) | |
1626 | nested_vmcb->control.int_ctl &= ~V_INTR_MASKING_MASK; | |
1627 | ||
cf74a78b | 1628 | /* Restore the original control entries */ |
0460a979 | 1629 | copy_vmcb_control_area(vmcb, hsave); |
cf74a78b AG |
1630 | |
1631 | /* Kill any pending exceptions */ | |
1632 | if (svm->vcpu.arch.exception.pending == true) | |
1633 | nsvm_printk("WARNING: Pending Exception\n"); | |
33740e40 | 1634 | |
219b65dc AG |
1635 | kvm_clear_exception_queue(&svm->vcpu); |
1636 | kvm_clear_interrupt_queue(&svm->vcpu); | |
cf74a78b AG |
1637 | |
1638 | /* Restore selected save entries */ | |
1639 | svm->vmcb->save.es = hsave->save.es; | |
1640 | svm->vmcb->save.cs = hsave->save.cs; | |
1641 | svm->vmcb->save.ss = hsave->save.ss; | |
1642 | svm->vmcb->save.ds = hsave->save.ds; | |
1643 | svm->vmcb->save.gdtr = hsave->save.gdtr; | |
1644 | svm->vmcb->save.idtr = hsave->save.idtr; | |
1645 | svm->vmcb->save.rflags = hsave->save.rflags; | |
1646 | svm_set_efer(&svm->vcpu, hsave->save.efer); | |
1647 | svm_set_cr0(&svm->vcpu, hsave->save.cr0 | X86_CR0_PE); | |
1648 | svm_set_cr4(&svm->vcpu, hsave->save.cr4); | |
1649 | if (npt_enabled) { | |
1650 | svm->vmcb->save.cr3 = hsave->save.cr3; | |
1651 | svm->vcpu.arch.cr3 = hsave->save.cr3; | |
1652 | } else { | |
1653 | kvm_set_cr3(&svm->vcpu, hsave->save.cr3); | |
1654 | } | |
1655 | kvm_register_write(&svm->vcpu, VCPU_REGS_RAX, hsave->save.rax); | |
1656 | kvm_register_write(&svm->vcpu, VCPU_REGS_RSP, hsave->save.rsp); | |
1657 | kvm_register_write(&svm->vcpu, VCPU_REGS_RIP, hsave->save.rip); | |
1658 | svm->vmcb->save.dr7 = 0; | |
1659 | svm->vmcb->save.cpl = 0; | |
1660 | svm->vmcb->control.exit_int_info = 0; | |
1661 | ||
cf74a78b | 1662 | /* Exit nested SVM mode */ |
e6aa9abd | 1663 | svm->nested.vmcb = 0; |
cf74a78b | 1664 | |
34f80cfa | 1665 | nested_svm_unmap(nested_vmcb, KM_USER0); |
cf74a78b AG |
1666 | |
1667 | kvm_mmu_reset_context(&svm->vcpu); | |
1668 | kvm_mmu_load(&svm->vcpu); | |
1669 | ||
1670 | return 0; | |
1671 | } | |
3d6368ef | 1672 | |
9738b2c9 | 1673 | static bool nested_svm_vmrun_msrpm(struct vcpu_svm *svm) |
3d6368ef | 1674 | { |
9738b2c9 | 1675 | u32 *nested_msrpm; |
3d6368ef | 1676 | int i; |
9738b2c9 JR |
1677 | |
1678 | nested_msrpm = nested_svm_map(svm, svm->nested.vmcb_msrpm, KM_USER0); | |
1679 | if (!nested_msrpm) | |
1680 | return false; | |
1681 | ||
3d6368ef | 1682 | for (i=0; i< PAGE_SIZE * (1 << MSRPM_ALLOC_ORDER) / 4; i++) |
e6aa9abd | 1683 | svm->nested.msrpm[i] = svm->msrpm[i] | nested_msrpm[i]; |
9738b2c9 | 1684 | |
e6aa9abd | 1685 | svm->vmcb->control.msrpm_base_pa = __pa(svm->nested.msrpm); |
3d6368ef | 1686 | |
9738b2c9 JR |
1687 | nested_svm_unmap(nested_msrpm, KM_USER0); |
1688 | ||
1689 | return true; | |
3d6368ef AG |
1690 | } |
1691 | ||
9738b2c9 | 1692 | static bool nested_svm_vmrun(struct vcpu_svm *svm) |
3d6368ef | 1693 | { |
9738b2c9 | 1694 | struct vmcb *nested_vmcb; |
e6aa9abd | 1695 | struct vmcb *hsave = svm->nested.hsave; |
defbba56 | 1696 | struct vmcb *vmcb = svm->vmcb; |
3d6368ef | 1697 | |
9738b2c9 JR |
1698 | nested_vmcb = nested_svm_map(svm, svm->vmcb->save.rax, KM_USER0); |
1699 | if (!nested_vmcb) | |
1700 | return false; | |
1701 | ||
3d6368ef | 1702 | /* nested_vmcb is our indicator if nested SVM is activated */ |
e6aa9abd | 1703 | svm->nested.vmcb = svm->vmcb->save.rax; |
3d6368ef AG |
1704 | |
1705 | /* Clear internal status */ | |
219b65dc AG |
1706 | kvm_clear_exception_queue(&svm->vcpu); |
1707 | kvm_clear_interrupt_queue(&svm->vcpu); | |
3d6368ef AG |
1708 | |
1709 | /* Save the old vmcb, so we don't need to pick what we save, but | |
1710 | can restore everything when a VMEXIT occurs */ | |
defbba56 JR |
1711 | hsave->save.es = vmcb->save.es; |
1712 | hsave->save.cs = vmcb->save.cs; | |
1713 | hsave->save.ss = vmcb->save.ss; | |
1714 | hsave->save.ds = vmcb->save.ds; | |
1715 | hsave->save.gdtr = vmcb->save.gdtr; | |
1716 | hsave->save.idtr = vmcb->save.idtr; | |
1717 | hsave->save.efer = svm->vcpu.arch.shadow_efer; | |
1718 | hsave->save.cr0 = svm->vcpu.arch.cr0; | |
1719 | hsave->save.cr4 = svm->vcpu.arch.cr4; | |
1720 | hsave->save.rflags = vmcb->save.rflags; | |
1721 | hsave->save.rip = svm->next_rip; | |
1722 | hsave->save.rsp = vmcb->save.rsp; | |
1723 | hsave->save.rax = vmcb->save.rax; | |
1724 | if (npt_enabled) | |
1725 | hsave->save.cr3 = vmcb->save.cr3; | |
1726 | else | |
1727 | hsave->save.cr3 = svm->vcpu.arch.cr3; | |
1728 | ||
0460a979 | 1729 | copy_vmcb_control_area(hsave, vmcb); |
3d6368ef AG |
1730 | |
1731 | if (svm->vmcb->save.rflags & X86_EFLAGS_IF) | |
1732 | svm->vcpu.arch.hflags |= HF_HIF_MASK; | |
1733 | else | |
1734 | svm->vcpu.arch.hflags &= ~HF_HIF_MASK; | |
1735 | ||
1736 | /* Load the nested guest state */ | |
1737 | svm->vmcb->save.es = nested_vmcb->save.es; | |
1738 | svm->vmcb->save.cs = nested_vmcb->save.cs; | |
1739 | svm->vmcb->save.ss = nested_vmcb->save.ss; | |
1740 | svm->vmcb->save.ds = nested_vmcb->save.ds; | |
1741 | svm->vmcb->save.gdtr = nested_vmcb->save.gdtr; | |
1742 | svm->vmcb->save.idtr = nested_vmcb->save.idtr; | |
1743 | svm->vmcb->save.rflags = nested_vmcb->save.rflags; | |
1744 | svm_set_efer(&svm->vcpu, nested_vmcb->save.efer); | |
1745 | svm_set_cr0(&svm->vcpu, nested_vmcb->save.cr0); | |
1746 | svm_set_cr4(&svm->vcpu, nested_vmcb->save.cr4); | |
1747 | if (npt_enabled) { | |
1748 | svm->vmcb->save.cr3 = nested_vmcb->save.cr3; | |
1749 | svm->vcpu.arch.cr3 = nested_vmcb->save.cr3; | |
1750 | } else { | |
1751 | kvm_set_cr3(&svm->vcpu, nested_vmcb->save.cr3); | |
1752 | kvm_mmu_reset_context(&svm->vcpu); | |
1753 | } | |
defbba56 | 1754 | svm->vmcb->save.cr2 = svm->vcpu.arch.cr2 = nested_vmcb->save.cr2; |
3d6368ef AG |
1755 | kvm_register_write(&svm->vcpu, VCPU_REGS_RAX, nested_vmcb->save.rax); |
1756 | kvm_register_write(&svm->vcpu, VCPU_REGS_RSP, nested_vmcb->save.rsp); | |
1757 | kvm_register_write(&svm->vcpu, VCPU_REGS_RIP, nested_vmcb->save.rip); | |
1758 | /* In case we don't even reach vcpu_run, the fields are not updated */ | |
1759 | svm->vmcb->save.rax = nested_vmcb->save.rax; | |
1760 | svm->vmcb->save.rsp = nested_vmcb->save.rsp; | |
1761 | svm->vmcb->save.rip = nested_vmcb->save.rip; | |
1762 | svm->vmcb->save.dr7 = nested_vmcb->save.dr7; | |
1763 | svm->vmcb->save.dr6 = nested_vmcb->save.dr6; | |
1764 | svm->vmcb->save.cpl = nested_vmcb->save.cpl; | |
1765 | ||
1766 | /* We don't want a nested guest to be more powerful than the guest, | |
1767 | so all intercepts are ORed */ | |
1768 | svm->vmcb->control.intercept_cr_read |= | |
1769 | nested_vmcb->control.intercept_cr_read; | |
1770 | svm->vmcb->control.intercept_cr_write |= | |
1771 | nested_vmcb->control.intercept_cr_write; | |
1772 | svm->vmcb->control.intercept_dr_read |= | |
1773 | nested_vmcb->control.intercept_dr_read; | |
1774 | svm->vmcb->control.intercept_dr_write |= | |
1775 | nested_vmcb->control.intercept_dr_write; | |
1776 | svm->vmcb->control.intercept_exceptions |= | |
1777 | nested_vmcb->control.intercept_exceptions; | |
1778 | ||
1779 | svm->vmcb->control.intercept |= nested_vmcb->control.intercept; | |
1780 | ||
e6aa9abd | 1781 | svm->nested.vmcb_msrpm = nested_vmcb->control.msrpm_base_pa; |
3d6368ef | 1782 | |
aad42c64 JR |
1783 | /* cache intercepts */ |
1784 | svm->nested.intercept_cr_read = nested_vmcb->control.intercept_cr_read; | |
1785 | svm->nested.intercept_cr_write = nested_vmcb->control.intercept_cr_write; | |
1786 | svm->nested.intercept_dr_read = nested_vmcb->control.intercept_dr_read; | |
1787 | svm->nested.intercept_dr_write = nested_vmcb->control.intercept_dr_write; | |
1788 | svm->nested.intercept_exceptions = nested_vmcb->control.intercept_exceptions; | |
1789 | svm->nested.intercept = nested_vmcb->control.intercept; | |
1790 | ||
3d6368ef AG |
1791 | force_new_asid(&svm->vcpu); |
1792 | svm->vmcb->control.exit_int_info = nested_vmcb->control.exit_int_info; | |
1793 | svm->vmcb->control.exit_int_info_err = nested_vmcb->control.exit_int_info_err; | |
1794 | svm->vmcb->control.int_ctl = nested_vmcb->control.int_ctl | V_INTR_MASKING_MASK; | |
1795 | if (nested_vmcb->control.int_ctl & V_IRQ_MASK) { | |
1796 | nsvm_printk("nSVM Injecting Interrupt: 0x%x\n", | |
1797 | nested_vmcb->control.int_ctl); | |
1798 | } | |
1799 | if (nested_vmcb->control.int_ctl & V_INTR_MASKING_MASK) | |
1800 | svm->vcpu.arch.hflags |= HF_VINTR_MASK; | |
1801 | else | |
1802 | svm->vcpu.arch.hflags &= ~HF_VINTR_MASK; | |
1803 | ||
1804 | nsvm_printk("nSVM exit_int_info: 0x%x | int_state: 0x%x\n", | |
1805 | nested_vmcb->control.exit_int_info, | |
1806 | nested_vmcb->control.int_state); | |
1807 | ||
1808 | svm->vmcb->control.int_vector = nested_vmcb->control.int_vector; | |
1809 | svm->vmcb->control.int_state = nested_vmcb->control.int_state; | |
1810 | svm->vmcb->control.tsc_offset += nested_vmcb->control.tsc_offset; | |
1811 | if (nested_vmcb->control.event_inj & SVM_EVTINJ_VALID) | |
1812 | nsvm_printk("Injecting Event: 0x%x\n", | |
1813 | nested_vmcb->control.event_inj); | |
1814 | svm->vmcb->control.event_inj = nested_vmcb->control.event_inj; | |
1815 | svm->vmcb->control.event_inj_err = nested_vmcb->control.event_inj_err; | |
1816 | ||
9738b2c9 JR |
1817 | nested_svm_unmap(nested_vmcb, KM_USER0); |
1818 | ||
2af9194d | 1819 | enable_gif(svm); |
3d6368ef | 1820 | |
9738b2c9 | 1821 | return true; |
3d6368ef AG |
1822 | } |
1823 | ||
9966bf68 | 1824 | static void nested_svm_vmloadsave(struct vmcb *from_vmcb, struct vmcb *to_vmcb) |
5542675b AG |
1825 | { |
1826 | to_vmcb->save.fs = from_vmcb->save.fs; | |
1827 | to_vmcb->save.gs = from_vmcb->save.gs; | |
1828 | to_vmcb->save.tr = from_vmcb->save.tr; | |
1829 | to_vmcb->save.ldtr = from_vmcb->save.ldtr; | |
1830 | to_vmcb->save.kernel_gs_base = from_vmcb->save.kernel_gs_base; | |
1831 | to_vmcb->save.star = from_vmcb->save.star; | |
1832 | to_vmcb->save.lstar = from_vmcb->save.lstar; | |
1833 | to_vmcb->save.cstar = from_vmcb->save.cstar; | |
1834 | to_vmcb->save.sfmask = from_vmcb->save.sfmask; | |
1835 | to_vmcb->save.sysenter_cs = from_vmcb->save.sysenter_cs; | |
1836 | to_vmcb->save.sysenter_esp = from_vmcb->save.sysenter_esp; | |
1837 | to_vmcb->save.sysenter_eip = from_vmcb->save.sysenter_eip; | |
5542675b AG |
1838 | } |
1839 | ||
1840 | static int vmload_interception(struct vcpu_svm *svm, struct kvm_run *kvm_run) | |
1841 | { | |
9966bf68 JR |
1842 | struct vmcb *nested_vmcb; |
1843 | ||
5542675b AG |
1844 | if (nested_svm_check_permissions(svm)) |
1845 | return 1; | |
1846 | ||
1847 | svm->next_rip = kvm_rip_read(&svm->vcpu) + 3; | |
1848 | skip_emulated_instruction(&svm->vcpu); | |
1849 | ||
9966bf68 JR |
1850 | nested_vmcb = nested_svm_map(svm, svm->vmcb->save.rax, KM_USER0); |
1851 | if (!nested_vmcb) | |
1852 | return 1; | |
1853 | ||
1854 | nested_svm_vmloadsave(nested_vmcb, svm->vmcb); | |
1855 | nested_svm_unmap(nested_vmcb, KM_USER0); | |
5542675b AG |
1856 | |
1857 | return 1; | |
1858 | } | |
1859 | ||
1860 | static int vmsave_interception(struct vcpu_svm *svm, struct kvm_run *kvm_run) | |
1861 | { | |
9966bf68 JR |
1862 | struct vmcb *nested_vmcb; |
1863 | ||
5542675b AG |
1864 | if (nested_svm_check_permissions(svm)) |
1865 | return 1; | |
1866 | ||
1867 | svm->next_rip = kvm_rip_read(&svm->vcpu) + 3; | |
1868 | skip_emulated_instruction(&svm->vcpu); | |
1869 | ||
9966bf68 JR |
1870 | nested_vmcb = nested_svm_map(svm, svm->vmcb->save.rax, KM_USER0); |
1871 | if (!nested_vmcb) | |
1872 | return 1; | |
1873 | ||
1874 | nested_svm_vmloadsave(svm->vmcb, nested_vmcb); | |
1875 | nested_svm_unmap(nested_vmcb, KM_USER0); | |
5542675b AG |
1876 | |
1877 | return 1; | |
1878 | } | |
1879 | ||
3d6368ef AG |
1880 | static int vmrun_interception(struct vcpu_svm *svm, struct kvm_run *kvm_run) |
1881 | { | |
1882 | nsvm_printk("VMrun\n"); | |
1f8da478 | 1883 | |
3d6368ef AG |
1884 | if (nested_svm_check_permissions(svm)) |
1885 | return 1; | |
1886 | ||
1887 | svm->next_rip = kvm_rip_read(&svm->vcpu) + 3; | |
1888 | skip_emulated_instruction(&svm->vcpu); | |
1889 | ||
9738b2c9 | 1890 | if (!nested_svm_vmrun(svm)) |
3d6368ef AG |
1891 | return 1; |
1892 | ||
9738b2c9 | 1893 | if (!nested_svm_vmrun_msrpm(svm)) |
1f8da478 JR |
1894 | goto failed; |
1895 | ||
1896 | return 1; | |
1897 | ||
1898 | failed: | |
1899 | ||
1900 | svm->vmcb->control.exit_code = SVM_EXIT_ERR; | |
1901 | svm->vmcb->control.exit_code_hi = 0; | |
1902 | svm->vmcb->control.exit_info_1 = 0; | |
1903 | svm->vmcb->control.exit_info_2 = 0; | |
1904 | ||
1905 | nested_svm_vmexit(svm); | |
3d6368ef AG |
1906 | |
1907 | return 1; | |
1908 | } | |
1909 | ||
1371d904 AG |
1910 | static int stgi_interception(struct vcpu_svm *svm, struct kvm_run *kvm_run) |
1911 | { | |
1912 | if (nested_svm_check_permissions(svm)) | |
1913 | return 1; | |
1914 | ||
1915 | svm->next_rip = kvm_rip_read(&svm->vcpu) + 3; | |
1916 | skip_emulated_instruction(&svm->vcpu); | |
1917 | ||
2af9194d | 1918 | enable_gif(svm); |
1371d904 AG |
1919 | |
1920 | return 1; | |
1921 | } | |
1922 | ||
1923 | static int clgi_interception(struct vcpu_svm *svm, struct kvm_run *kvm_run) | |
1924 | { | |
1925 | if (nested_svm_check_permissions(svm)) | |
1926 | return 1; | |
1927 | ||
1928 | svm->next_rip = kvm_rip_read(&svm->vcpu) + 3; | |
1929 | skip_emulated_instruction(&svm->vcpu); | |
1930 | ||
2af9194d | 1931 | disable_gif(svm); |
1371d904 AG |
1932 | |
1933 | /* After a CLGI no interrupts should come */ | |
1934 | svm_clear_vintr(svm); | |
1935 | svm->vmcb->control.int_ctl &= ~V_IRQ_MASK; | |
1936 | ||
1937 | return 1; | |
1938 | } | |
1939 | ||
ff092385 AG |
1940 | static int invlpga_interception(struct vcpu_svm *svm, struct kvm_run *kvm_run) |
1941 | { | |
1942 | struct kvm_vcpu *vcpu = &svm->vcpu; | |
1943 | nsvm_printk("INVLPGA\n"); | |
1944 | ||
1945 | /* Let's treat INVLPGA the same as INVLPG (can be optimized!) */ | |
1946 | kvm_mmu_invlpg(vcpu, vcpu->arch.regs[VCPU_REGS_RAX]); | |
1947 | ||
1948 | svm->next_rip = kvm_rip_read(&svm->vcpu) + 3; | |
1949 | skip_emulated_instruction(&svm->vcpu); | |
1950 | return 1; | |
1951 | } | |
1952 | ||
e756fc62 RR |
1953 | static int invalid_op_interception(struct vcpu_svm *svm, |
1954 | struct kvm_run *kvm_run) | |
6aa8b732 | 1955 | { |
7ee5d940 | 1956 | kvm_queue_exception(&svm->vcpu, UD_VECTOR); |
6aa8b732 AK |
1957 | return 1; |
1958 | } | |
1959 | ||
e756fc62 RR |
1960 | static int task_switch_interception(struct vcpu_svm *svm, |
1961 | struct kvm_run *kvm_run) | |
6aa8b732 | 1962 | { |
37817f29 | 1963 | u16 tss_selector; |
64a7ec06 GN |
1964 | int reason; |
1965 | int int_type = svm->vmcb->control.exit_int_info & | |
1966 | SVM_EXITINTINFO_TYPE_MASK; | |
8317c298 | 1967 | int int_vec = svm->vmcb->control.exit_int_info & SVM_EVTINJ_VEC_MASK; |
fe8e7f83 GN |
1968 | uint32_t type = |
1969 | svm->vmcb->control.exit_int_info & SVM_EXITINTINFO_TYPE_MASK; | |
1970 | uint32_t idt_v = | |
1971 | svm->vmcb->control.exit_int_info & SVM_EXITINTINFO_VALID; | |
37817f29 IE |
1972 | |
1973 | tss_selector = (u16)svm->vmcb->control.exit_info_1; | |
64a7ec06 | 1974 | |
37817f29 IE |
1975 | if (svm->vmcb->control.exit_info_2 & |
1976 | (1ULL << SVM_EXITINFOSHIFT_TS_REASON_IRET)) | |
64a7ec06 GN |
1977 | reason = TASK_SWITCH_IRET; |
1978 | else if (svm->vmcb->control.exit_info_2 & | |
1979 | (1ULL << SVM_EXITINFOSHIFT_TS_REASON_JMP)) | |
1980 | reason = TASK_SWITCH_JMP; | |
fe8e7f83 | 1981 | else if (idt_v) |
64a7ec06 GN |
1982 | reason = TASK_SWITCH_GATE; |
1983 | else | |
1984 | reason = TASK_SWITCH_CALL; | |
1985 | ||
fe8e7f83 GN |
1986 | if (reason == TASK_SWITCH_GATE) { |
1987 | switch (type) { | |
1988 | case SVM_EXITINTINFO_TYPE_NMI: | |
1989 | svm->vcpu.arch.nmi_injected = false; | |
1990 | break; | |
1991 | case SVM_EXITINTINFO_TYPE_EXEPT: | |
1992 | kvm_clear_exception_queue(&svm->vcpu); | |
1993 | break; | |
1994 | case SVM_EXITINTINFO_TYPE_INTR: | |
1995 | kvm_clear_interrupt_queue(&svm->vcpu); | |
1996 | break; | |
1997 | default: | |
1998 | break; | |
1999 | } | |
2000 | } | |
64a7ec06 | 2001 | |
8317c298 GN |
2002 | if (reason != TASK_SWITCH_GATE || |
2003 | int_type == SVM_EXITINTINFO_TYPE_SOFT || | |
2004 | (int_type == SVM_EXITINTINFO_TYPE_EXEPT && | |
f629cf84 GN |
2005 | (int_vec == OF_VECTOR || int_vec == BP_VECTOR))) |
2006 | skip_emulated_instruction(&svm->vcpu); | |
64a7ec06 GN |
2007 | |
2008 | return kvm_task_switch(&svm->vcpu, tss_selector, reason); | |
6aa8b732 AK |
2009 | } |
2010 | ||
e756fc62 | 2011 | static int cpuid_interception(struct vcpu_svm *svm, struct kvm_run *kvm_run) |
6aa8b732 | 2012 | { |
5fdbf976 | 2013 | svm->next_rip = kvm_rip_read(&svm->vcpu) + 2; |
e756fc62 | 2014 | kvm_emulate_cpuid(&svm->vcpu); |
06465c5a | 2015 | return 1; |
6aa8b732 AK |
2016 | } |
2017 | ||
95ba8273 GN |
2018 | static int iret_interception(struct vcpu_svm *svm, struct kvm_run *kvm_run) |
2019 | { | |
2020 | ++svm->vcpu.stat.nmi_window_exits; | |
2021 | svm->vmcb->control.intercept &= ~(1UL << INTERCEPT_IRET); | |
44c11430 | 2022 | svm->vcpu.arch.hflags |= HF_IRET_MASK; |
95ba8273 GN |
2023 | return 1; |
2024 | } | |
2025 | ||
a7052897 MT |
2026 | static int invlpg_interception(struct vcpu_svm *svm, struct kvm_run *kvm_run) |
2027 | { | |
2028 | if (emulate_instruction(&svm->vcpu, kvm_run, 0, 0, 0) != EMULATE_DONE) | |
2029 | pr_unimpl(&svm->vcpu, "%s: failed\n", __func__); | |
2030 | return 1; | |
2031 | } | |
2032 | ||
e756fc62 RR |
2033 | static int emulate_on_interception(struct vcpu_svm *svm, |
2034 | struct kvm_run *kvm_run) | |
6aa8b732 | 2035 | { |
3427318f | 2036 | if (emulate_instruction(&svm->vcpu, NULL, 0, 0, 0) != EMULATE_DONE) |
b8688d51 | 2037 | pr_unimpl(&svm->vcpu, "%s: failed\n", __func__); |
6aa8b732 AK |
2038 | return 1; |
2039 | } | |
2040 | ||
1d075434 JR |
2041 | static int cr8_write_interception(struct vcpu_svm *svm, struct kvm_run *kvm_run) |
2042 | { | |
0a5fff19 GN |
2043 | u8 cr8_prev = kvm_get_cr8(&svm->vcpu); |
2044 | /* instruction emulation calls kvm_set_cr8() */ | |
1d075434 | 2045 | emulate_instruction(&svm->vcpu, NULL, 0, 0, 0); |
95ba8273 GN |
2046 | if (irqchip_in_kernel(svm->vcpu.kvm)) { |
2047 | svm->vmcb->control.intercept_cr_write &= ~INTERCEPT_CR8_MASK; | |
1d075434 | 2048 | return 1; |
95ba8273 | 2049 | } |
0a5fff19 GN |
2050 | if (cr8_prev <= kvm_get_cr8(&svm->vcpu)) |
2051 | return 1; | |
1d075434 JR |
2052 | kvm_run->exit_reason = KVM_EXIT_SET_TPR; |
2053 | return 0; | |
2054 | } | |
2055 | ||
6aa8b732 AK |
2056 | static int svm_get_msr(struct kvm_vcpu *vcpu, unsigned ecx, u64 *data) |
2057 | { | |
a2fa3e9f GH |
2058 | struct vcpu_svm *svm = to_svm(vcpu); |
2059 | ||
6aa8b732 | 2060 | switch (ecx) { |
af24a4e4 | 2061 | case MSR_IA32_TSC: { |
6aa8b732 AK |
2062 | u64 tsc; |
2063 | ||
2064 | rdtscll(tsc); | |
a2fa3e9f | 2065 | *data = svm->vmcb->control.tsc_offset + tsc; |
6aa8b732 AK |
2066 | break; |
2067 | } | |
0e859cac | 2068 | case MSR_K6_STAR: |
a2fa3e9f | 2069 | *data = svm->vmcb->save.star; |
6aa8b732 | 2070 | break; |
0e859cac | 2071 | #ifdef CONFIG_X86_64 |
6aa8b732 | 2072 | case MSR_LSTAR: |
a2fa3e9f | 2073 | *data = svm->vmcb->save.lstar; |
6aa8b732 AK |
2074 | break; |
2075 | case MSR_CSTAR: | |
a2fa3e9f | 2076 | *data = svm->vmcb->save.cstar; |
6aa8b732 AK |
2077 | break; |
2078 | case MSR_KERNEL_GS_BASE: | |
a2fa3e9f | 2079 | *data = svm->vmcb->save.kernel_gs_base; |
6aa8b732 AK |
2080 | break; |
2081 | case MSR_SYSCALL_MASK: | |
a2fa3e9f | 2082 | *data = svm->vmcb->save.sfmask; |
6aa8b732 AK |
2083 | break; |
2084 | #endif | |
2085 | case MSR_IA32_SYSENTER_CS: | |
a2fa3e9f | 2086 | *data = svm->vmcb->save.sysenter_cs; |
6aa8b732 AK |
2087 | break; |
2088 | case MSR_IA32_SYSENTER_EIP: | |
017cb99e | 2089 | *data = svm->sysenter_eip; |
6aa8b732 AK |
2090 | break; |
2091 | case MSR_IA32_SYSENTER_ESP: | |
017cb99e | 2092 | *data = svm->sysenter_esp; |
6aa8b732 | 2093 | break; |
a2938c80 JR |
2094 | /* Nobody will change the following 5 values in the VMCB so |
2095 | we can safely return them on rdmsr. They will always be 0 | |
2096 | until LBRV is implemented. */ | |
2097 | case MSR_IA32_DEBUGCTLMSR: | |
2098 | *data = svm->vmcb->save.dbgctl; | |
2099 | break; | |
2100 | case MSR_IA32_LASTBRANCHFROMIP: | |
2101 | *data = svm->vmcb->save.br_from; | |
2102 | break; | |
2103 | case MSR_IA32_LASTBRANCHTOIP: | |
2104 | *data = svm->vmcb->save.br_to; | |
2105 | break; | |
2106 | case MSR_IA32_LASTINTFROMIP: | |
2107 | *data = svm->vmcb->save.last_excp_from; | |
2108 | break; | |
2109 | case MSR_IA32_LASTINTTOIP: | |
2110 | *data = svm->vmcb->save.last_excp_to; | |
2111 | break; | |
b286d5d8 | 2112 | case MSR_VM_HSAVE_PA: |
e6aa9abd | 2113 | *data = svm->nested.hsave_msr; |
b286d5d8 | 2114 | break; |
eb6f302e JR |
2115 | case MSR_VM_CR: |
2116 | *data = 0; | |
2117 | break; | |
c8a73f18 AG |
2118 | case MSR_IA32_UCODE_REV: |
2119 | *data = 0x01000065; | |
2120 | break; | |
6aa8b732 | 2121 | default: |
3bab1f5d | 2122 | return kvm_get_msr_common(vcpu, ecx, data); |
6aa8b732 AK |
2123 | } |
2124 | return 0; | |
2125 | } | |
2126 | ||
e756fc62 | 2127 | static int rdmsr_interception(struct vcpu_svm *svm, struct kvm_run *kvm_run) |
6aa8b732 | 2128 | { |
ad312c7c | 2129 | u32 ecx = svm->vcpu.arch.regs[VCPU_REGS_RCX]; |
6aa8b732 AK |
2130 | u64 data; |
2131 | ||
e756fc62 | 2132 | if (svm_get_msr(&svm->vcpu, ecx, &data)) |
c1a5d4f9 | 2133 | kvm_inject_gp(&svm->vcpu, 0); |
6aa8b732 | 2134 | else { |
229456fc | 2135 | trace_kvm_msr_read(ecx, data); |
af9ca2d7 | 2136 | |
5fdbf976 | 2137 | svm->vcpu.arch.regs[VCPU_REGS_RAX] = data & 0xffffffff; |
ad312c7c | 2138 | svm->vcpu.arch.regs[VCPU_REGS_RDX] = data >> 32; |
5fdbf976 | 2139 | svm->next_rip = kvm_rip_read(&svm->vcpu) + 2; |
e756fc62 | 2140 | skip_emulated_instruction(&svm->vcpu); |
6aa8b732 AK |
2141 | } |
2142 | return 1; | |
2143 | } | |
2144 | ||
2145 | static int svm_set_msr(struct kvm_vcpu *vcpu, unsigned ecx, u64 data) | |
2146 | { | |
a2fa3e9f GH |
2147 | struct vcpu_svm *svm = to_svm(vcpu); |
2148 | ||
6aa8b732 | 2149 | switch (ecx) { |
af24a4e4 | 2150 | case MSR_IA32_TSC: { |
6aa8b732 AK |
2151 | u64 tsc; |
2152 | ||
2153 | rdtscll(tsc); | |
a2fa3e9f | 2154 | svm->vmcb->control.tsc_offset = data - tsc; |
6aa8b732 AK |
2155 | break; |
2156 | } | |
0e859cac | 2157 | case MSR_K6_STAR: |
a2fa3e9f | 2158 | svm->vmcb->save.star = data; |
6aa8b732 | 2159 | break; |
49b14f24 | 2160 | #ifdef CONFIG_X86_64 |
6aa8b732 | 2161 | case MSR_LSTAR: |
a2fa3e9f | 2162 | svm->vmcb->save.lstar = data; |
6aa8b732 AK |
2163 | break; |
2164 | case MSR_CSTAR: | |
a2fa3e9f | 2165 | svm->vmcb->save.cstar = data; |
6aa8b732 AK |
2166 | break; |
2167 | case MSR_KERNEL_GS_BASE: | |
a2fa3e9f | 2168 | svm->vmcb->save.kernel_gs_base = data; |
6aa8b732 AK |
2169 | break; |
2170 | case MSR_SYSCALL_MASK: | |
a2fa3e9f | 2171 | svm->vmcb->save.sfmask = data; |
6aa8b732 AK |
2172 | break; |
2173 | #endif | |
2174 | case MSR_IA32_SYSENTER_CS: | |
a2fa3e9f | 2175 | svm->vmcb->save.sysenter_cs = data; |
6aa8b732 AK |
2176 | break; |
2177 | case MSR_IA32_SYSENTER_EIP: | |
017cb99e | 2178 | svm->sysenter_eip = data; |
a2fa3e9f | 2179 | svm->vmcb->save.sysenter_eip = data; |
6aa8b732 AK |
2180 | break; |
2181 | case MSR_IA32_SYSENTER_ESP: | |
017cb99e | 2182 | svm->sysenter_esp = data; |
a2fa3e9f | 2183 | svm->vmcb->save.sysenter_esp = data; |
6aa8b732 | 2184 | break; |
a2938c80 | 2185 | case MSR_IA32_DEBUGCTLMSR: |
24e09cbf JR |
2186 | if (!svm_has(SVM_FEATURE_LBRV)) { |
2187 | pr_unimpl(vcpu, "%s: MSR_IA32_DEBUGCTL 0x%llx, nop\n", | |
b8688d51 | 2188 | __func__, data); |
24e09cbf JR |
2189 | break; |
2190 | } | |
2191 | if (data & DEBUGCTL_RESERVED_BITS) | |
2192 | return 1; | |
2193 | ||
2194 | svm->vmcb->save.dbgctl = data; | |
2195 | if (data & (1ULL<<0)) | |
2196 | svm_enable_lbrv(svm); | |
2197 | else | |
2198 | svm_disable_lbrv(svm); | |
a2938c80 | 2199 | break; |
b286d5d8 | 2200 | case MSR_VM_HSAVE_PA: |
e6aa9abd | 2201 | svm->nested.hsave_msr = data; |
62b9abaa | 2202 | break; |
3c5d0a44 AG |
2203 | case MSR_VM_CR: |
2204 | case MSR_VM_IGNNE: | |
3c5d0a44 AG |
2205 | pr_unimpl(vcpu, "unimplemented wrmsr: 0x%x data 0x%llx\n", ecx, data); |
2206 | break; | |
6aa8b732 | 2207 | default: |
3bab1f5d | 2208 | return kvm_set_msr_common(vcpu, ecx, data); |
6aa8b732 AK |
2209 | } |
2210 | return 0; | |
2211 | } | |
2212 | ||
e756fc62 | 2213 | static int wrmsr_interception(struct vcpu_svm *svm, struct kvm_run *kvm_run) |
6aa8b732 | 2214 | { |
ad312c7c | 2215 | u32 ecx = svm->vcpu.arch.regs[VCPU_REGS_RCX]; |
5fdbf976 | 2216 | u64 data = (svm->vcpu.arch.regs[VCPU_REGS_RAX] & -1u) |
ad312c7c | 2217 | | ((u64)(svm->vcpu.arch.regs[VCPU_REGS_RDX] & -1u) << 32); |
af9ca2d7 | 2218 | |
229456fc | 2219 | trace_kvm_msr_write(ecx, data); |
af9ca2d7 | 2220 | |
5fdbf976 | 2221 | svm->next_rip = kvm_rip_read(&svm->vcpu) + 2; |
e756fc62 | 2222 | if (svm_set_msr(&svm->vcpu, ecx, data)) |
c1a5d4f9 | 2223 | kvm_inject_gp(&svm->vcpu, 0); |
6aa8b732 | 2224 | else |
e756fc62 | 2225 | skip_emulated_instruction(&svm->vcpu); |
6aa8b732 AK |
2226 | return 1; |
2227 | } | |
2228 | ||
e756fc62 | 2229 | static int msr_interception(struct vcpu_svm *svm, struct kvm_run *kvm_run) |
6aa8b732 | 2230 | { |
e756fc62 RR |
2231 | if (svm->vmcb->control.exit_info_1) |
2232 | return wrmsr_interception(svm, kvm_run); | |
6aa8b732 | 2233 | else |
e756fc62 | 2234 | return rdmsr_interception(svm, kvm_run); |
6aa8b732 AK |
2235 | } |
2236 | ||
e756fc62 | 2237 | static int interrupt_window_interception(struct vcpu_svm *svm, |
c1150d8c DL |
2238 | struct kvm_run *kvm_run) |
2239 | { | |
f0b85051 | 2240 | svm_clear_vintr(svm); |
85f455f7 | 2241 | svm->vmcb->control.int_ctl &= ~V_IRQ_MASK; |
c1150d8c DL |
2242 | /* |
2243 | * If the user space waits to inject interrupts, exit as soon as | |
2244 | * possible | |
2245 | */ | |
8061823a GN |
2246 | if (!irqchip_in_kernel(svm->vcpu.kvm) && |
2247 | kvm_run->request_interrupt_window && | |
2248 | !kvm_cpu_has_interrupt(&svm->vcpu)) { | |
e756fc62 | 2249 | ++svm->vcpu.stat.irq_window_exits; |
c1150d8c DL |
2250 | kvm_run->exit_reason = KVM_EXIT_IRQ_WINDOW_OPEN; |
2251 | return 0; | |
2252 | } | |
2253 | ||
2254 | return 1; | |
2255 | } | |
2256 | ||
e756fc62 | 2257 | static int (*svm_exit_handlers[])(struct vcpu_svm *svm, |
6aa8b732 AK |
2258 | struct kvm_run *kvm_run) = { |
2259 | [SVM_EXIT_READ_CR0] = emulate_on_interception, | |
2260 | [SVM_EXIT_READ_CR3] = emulate_on_interception, | |
2261 | [SVM_EXIT_READ_CR4] = emulate_on_interception, | |
80a8119c | 2262 | [SVM_EXIT_READ_CR8] = emulate_on_interception, |
6aa8b732 AK |
2263 | /* for now: */ |
2264 | [SVM_EXIT_WRITE_CR0] = emulate_on_interception, | |
2265 | [SVM_EXIT_WRITE_CR3] = emulate_on_interception, | |
2266 | [SVM_EXIT_WRITE_CR4] = emulate_on_interception, | |
1d075434 | 2267 | [SVM_EXIT_WRITE_CR8] = cr8_write_interception, |
6aa8b732 AK |
2268 | [SVM_EXIT_READ_DR0] = emulate_on_interception, |
2269 | [SVM_EXIT_READ_DR1] = emulate_on_interception, | |
2270 | [SVM_EXIT_READ_DR2] = emulate_on_interception, | |
2271 | [SVM_EXIT_READ_DR3] = emulate_on_interception, | |
2272 | [SVM_EXIT_WRITE_DR0] = emulate_on_interception, | |
2273 | [SVM_EXIT_WRITE_DR1] = emulate_on_interception, | |
2274 | [SVM_EXIT_WRITE_DR2] = emulate_on_interception, | |
2275 | [SVM_EXIT_WRITE_DR3] = emulate_on_interception, | |
2276 | [SVM_EXIT_WRITE_DR5] = emulate_on_interception, | |
2277 | [SVM_EXIT_WRITE_DR7] = emulate_on_interception, | |
d0bfb940 JK |
2278 | [SVM_EXIT_EXCP_BASE + DB_VECTOR] = db_interception, |
2279 | [SVM_EXIT_EXCP_BASE + BP_VECTOR] = bp_interception, | |
7aa81cc0 | 2280 | [SVM_EXIT_EXCP_BASE + UD_VECTOR] = ud_interception, |
6aa8b732 | 2281 | [SVM_EXIT_EXCP_BASE + PF_VECTOR] = pf_interception, |
7807fa6c | 2282 | [SVM_EXIT_EXCP_BASE + NM_VECTOR] = nm_interception, |
53371b50 | 2283 | [SVM_EXIT_EXCP_BASE + MC_VECTOR] = mc_interception, |
a0698055 | 2284 | [SVM_EXIT_INTR] = intr_interception, |
c47f098d | 2285 | [SVM_EXIT_NMI] = nmi_interception, |
6aa8b732 AK |
2286 | [SVM_EXIT_SMI] = nop_on_interception, |
2287 | [SVM_EXIT_INIT] = nop_on_interception, | |
c1150d8c | 2288 | [SVM_EXIT_VINTR] = interrupt_window_interception, |
6aa8b732 AK |
2289 | /* [SVM_EXIT_CR0_SEL_WRITE] = emulate_on_interception, */ |
2290 | [SVM_EXIT_CPUID] = cpuid_interception, | |
95ba8273 | 2291 | [SVM_EXIT_IRET] = iret_interception, |
cf5a94d1 | 2292 | [SVM_EXIT_INVD] = emulate_on_interception, |
6aa8b732 | 2293 | [SVM_EXIT_HLT] = halt_interception, |
a7052897 | 2294 | [SVM_EXIT_INVLPG] = invlpg_interception, |
ff092385 | 2295 | [SVM_EXIT_INVLPGA] = invlpga_interception, |
6aa8b732 AK |
2296 | [SVM_EXIT_IOIO] = io_interception, |
2297 | [SVM_EXIT_MSR] = msr_interception, | |
2298 | [SVM_EXIT_TASK_SWITCH] = task_switch_interception, | |
46fe4ddd | 2299 | [SVM_EXIT_SHUTDOWN] = shutdown_interception, |
3d6368ef | 2300 | [SVM_EXIT_VMRUN] = vmrun_interception, |
02e235bc | 2301 | [SVM_EXIT_VMMCALL] = vmmcall_interception, |
5542675b AG |
2302 | [SVM_EXIT_VMLOAD] = vmload_interception, |
2303 | [SVM_EXIT_VMSAVE] = vmsave_interception, | |
1371d904 AG |
2304 | [SVM_EXIT_STGI] = stgi_interception, |
2305 | [SVM_EXIT_CLGI] = clgi_interception, | |
6aa8b732 | 2306 | [SVM_EXIT_SKINIT] = invalid_op_interception, |
cf5a94d1 | 2307 | [SVM_EXIT_WBINVD] = emulate_on_interception, |
916ce236 JR |
2308 | [SVM_EXIT_MONITOR] = invalid_op_interception, |
2309 | [SVM_EXIT_MWAIT] = invalid_op_interception, | |
709ddebf | 2310 | [SVM_EXIT_NPF] = pf_interception, |
6aa8b732 AK |
2311 | }; |
2312 | ||
04d2cc77 | 2313 | static int handle_exit(struct kvm_run *kvm_run, struct kvm_vcpu *vcpu) |
6aa8b732 | 2314 | { |
04d2cc77 | 2315 | struct vcpu_svm *svm = to_svm(vcpu); |
a2fa3e9f | 2316 | u32 exit_code = svm->vmcb->control.exit_code; |
6aa8b732 | 2317 | |
229456fc | 2318 | trace_kvm_exit(exit_code, svm->vmcb->save.rip); |
af9ca2d7 | 2319 | |
cf74a78b | 2320 | if (is_nested(svm)) { |
410e4d57 JR |
2321 | int vmexit; |
2322 | ||
cf74a78b AG |
2323 | nsvm_printk("nested handle_exit: 0x%x | 0x%lx | 0x%lx | 0x%lx\n", |
2324 | exit_code, svm->vmcb->control.exit_info_1, | |
2325 | svm->vmcb->control.exit_info_2, svm->vmcb->save.rip); | |
410e4d57 JR |
2326 | |
2327 | vmexit = nested_svm_exit_special(svm); | |
2328 | ||
2329 | if (vmexit == NESTED_EXIT_CONTINUE) | |
2330 | vmexit = nested_svm_exit_handled(svm); | |
2331 | ||
2332 | if (vmexit == NESTED_EXIT_DONE) | |
cf74a78b | 2333 | return 1; |
cf74a78b AG |
2334 | } |
2335 | ||
a5c3832d JR |
2336 | svm_complete_interrupts(svm); |
2337 | ||
709ddebf JR |
2338 | if (npt_enabled) { |
2339 | int mmu_reload = 0; | |
2340 | if ((vcpu->arch.cr0 ^ svm->vmcb->save.cr0) & X86_CR0_PG) { | |
2341 | svm_set_cr0(vcpu, svm->vmcb->save.cr0); | |
2342 | mmu_reload = 1; | |
2343 | } | |
2344 | vcpu->arch.cr0 = svm->vmcb->save.cr0; | |
2345 | vcpu->arch.cr3 = svm->vmcb->save.cr3; | |
709ddebf JR |
2346 | if (mmu_reload) { |
2347 | kvm_mmu_reset_context(vcpu); | |
2348 | kvm_mmu_load(vcpu); | |
2349 | } | |
2350 | } | |
2351 | ||
04d2cc77 AK |
2352 | |
2353 | if (svm->vmcb->control.exit_code == SVM_EXIT_ERR) { | |
2354 | kvm_run->exit_reason = KVM_EXIT_FAIL_ENTRY; | |
2355 | kvm_run->fail_entry.hardware_entry_failure_reason | |
2356 | = svm->vmcb->control.exit_code; | |
2357 | return 0; | |
2358 | } | |
2359 | ||
a2fa3e9f | 2360 | if (is_external_interrupt(svm->vmcb->control.exit_int_info) && |
709ddebf | 2361 | exit_code != SVM_EXIT_EXCP_BASE + PF_VECTOR && |
fe8e7f83 | 2362 | exit_code != SVM_EXIT_NPF && exit_code != SVM_EXIT_TASK_SWITCH) |
6aa8b732 AK |
2363 | printk(KERN_ERR "%s: unexpected exit_ini_info 0x%x " |
2364 | "exit_code 0x%x\n", | |
b8688d51 | 2365 | __func__, svm->vmcb->control.exit_int_info, |
6aa8b732 AK |
2366 | exit_code); |
2367 | ||
9d8f549d | 2368 | if (exit_code >= ARRAY_SIZE(svm_exit_handlers) |
56919c5c | 2369 | || !svm_exit_handlers[exit_code]) { |
6aa8b732 | 2370 | kvm_run->exit_reason = KVM_EXIT_UNKNOWN; |
364b625b | 2371 | kvm_run->hw.hardware_exit_reason = exit_code; |
6aa8b732 AK |
2372 | return 0; |
2373 | } | |
2374 | ||
e756fc62 | 2375 | return svm_exit_handlers[exit_code](svm, kvm_run); |
6aa8b732 AK |
2376 | } |
2377 | ||
2378 | static void reload_tss(struct kvm_vcpu *vcpu) | |
2379 | { | |
2380 | int cpu = raw_smp_processor_id(); | |
2381 | ||
2382 | struct svm_cpu_data *svm_data = per_cpu(svm_data, cpu); | |
d77c26fc | 2383 | svm_data->tss_desc->type = 9; /* available 32/64-bit TSS */ |
6aa8b732 AK |
2384 | load_TR_desc(); |
2385 | } | |
2386 | ||
e756fc62 | 2387 | static void pre_svm_run(struct vcpu_svm *svm) |
6aa8b732 AK |
2388 | { |
2389 | int cpu = raw_smp_processor_id(); | |
2390 | ||
2391 | struct svm_cpu_data *svm_data = per_cpu(svm_data, cpu); | |
2392 | ||
a2fa3e9f | 2393 | svm->vmcb->control.tlb_ctl = TLB_CONTROL_DO_NOTHING; |
4b656b12 MT |
2394 | /* FIXME: handle wraparound of asid_generation */ |
2395 | if (svm->asid_generation != svm_data->asid_generation) | |
e756fc62 | 2396 | new_asid(svm, svm_data); |
6aa8b732 AK |
2397 | } |
2398 | ||
95ba8273 GN |
2399 | static void svm_inject_nmi(struct kvm_vcpu *vcpu) |
2400 | { | |
2401 | struct vcpu_svm *svm = to_svm(vcpu); | |
2402 | ||
2403 | svm->vmcb->control.event_inj = SVM_EVTINJ_VALID | SVM_EVTINJ_TYPE_NMI; | |
2404 | vcpu->arch.hflags |= HF_NMI_MASK; | |
2405 | svm->vmcb->control.intercept |= (1UL << INTERCEPT_IRET); | |
2406 | ++vcpu->stat.nmi_injections; | |
2407 | } | |
6aa8b732 | 2408 | |
85f455f7 | 2409 | static inline void svm_inject_irq(struct vcpu_svm *svm, int irq) |
6aa8b732 AK |
2410 | { |
2411 | struct vmcb_control_area *control; | |
2412 | ||
229456fc | 2413 | trace_kvm_inj_virq(irq); |
af9ca2d7 | 2414 | |
fa89a817 | 2415 | ++svm->vcpu.stat.irq_injections; |
e756fc62 | 2416 | control = &svm->vmcb->control; |
85f455f7 | 2417 | control->int_vector = irq; |
6aa8b732 AK |
2418 | control->int_ctl &= ~V_INTR_PRIO_MASK; |
2419 | control->int_ctl |= V_IRQ_MASK | | |
2420 | ((/*control->int_vector >> 4*/ 0xf) << V_INTR_PRIO_SHIFT); | |
2421 | } | |
2422 | ||
66fd3f7f | 2423 | static void svm_set_irq(struct kvm_vcpu *vcpu) |
2a8067f1 ED |
2424 | { |
2425 | struct vcpu_svm *svm = to_svm(vcpu); | |
2426 | ||
2af9194d | 2427 | BUG_ON(!(gif_set(svm))); |
cf74a78b | 2428 | |
219b65dc AG |
2429 | svm->vmcb->control.event_inj = vcpu->arch.interrupt.nr | |
2430 | SVM_EVTINJ_VALID | SVM_EVTINJ_TYPE_INTR; | |
2a8067f1 ED |
2431 | } |
2432 | ||
95ba8273 | 2433 | static void update_cr8_intercept(struct kvm_vcpu *vcpu, int tpr, int irr) |
aaacfc9a JR |
2434 | { |
2435 | struct vcpu_svm *svm = to_svm(vcpu); | |
aaacfc9a | 2436 | |
95ba8273 | 2437 | if (irr == -1) |
aaacfc9a JR |
2438 | return; |
2439 | ||
95ba8273 GN |
2440 | if (tpr >= irr) |
2441 | svm->vmcb->control.intercept_cr_write |= INTERCEPT_CR8_MASK; | |
2442 | } | |
aaacfc9a | 2443 | |
95ba8273 GN |
2444 | static int svm_nmi_allowed(struct kvm_vcpu *vcpu) |
2445 | { | |
2446 | struct vcpu_svm *svm = to_svm(vcpu); | |
2447 | struct vmcb *vmcb = svm->vmcb; | |
2448 | return !(vmcb->control.int_state & SVM_INTERRUPT_SHADOW_MASK) && | |
2449 | !(svm->vcpu.arch.hflags & HF_NMI_MASK); | |
aaacfc9a JR |
2450 | } |
2451 | ||
78646121 GN |
2452 | static int svm_interrupt_allowed(struct kvm_vcpu *vcpu) |
2453 | { | |
2454 | struct vcpu_svm *svm = to_svm(vcpu); | |
2455 | struct vmcb *vmcb = svm->vmcb; | |
2456 | return (vmcb->save.rflags & X86_EFLAGS_IF) && | |
2457 | !(vmcb->control.int_state & SVM_INTERRUPT_SHADOW_MASK) && | |
2af9194d | 2458 | gif_set(svm) && |
108768de | 2459 | !(is_nested(svm) && (svm->vcpu.arch.hflags & HF_VINTR_MASK)); |
78646121 GN |
2460 | } |
2461 | ||
9222be18 | 2462 | static void enable_irq_window(struct kvm_vcpu *vcpu) |
6aa8b732 | 2463 | { |
219b65dc AG |
2464 | struct vcpu_svm *svm = to_svm(vcpu); |
2465 | nsvm_printk("Trying to open IRQ window\n"); | |
2466 | ||
2467 | nested_svm_intr(svm); | |
2468 | ||
2469 | /* In case GIF=0 we can't rely on the CPU to tell us when | |
2470 | * GIF becomes 1, because that's a separate STGI/VMRUN intercept. | |
2471 | * The next time we get that intercept, this function will be | |
2472 | * called again though and we'll get the vintr intercept. */ | |
2af9194d | 2473 | if (gif_set(svm)) { |
219b65dc AG |
2474 | svm_set_vintr(svm); |
2475 | svm_inject_irq(svm, 0x0); | |
2476 | } | |
85f455f7 ED |
2477 | } |
2478 | ||
95ba8273 | 2479 | static void enable_nmi_window(struct kvm_vcpu *vcpu) |
c1150d8c | 2480 | { |
04d2cc77 | 2481 | struct vcpu_svm *svm = to_svm(vcpu); |
c1150d8c | 2482 | |
44c11430 GN |
2483 | if ((svm->vcpu.arch.hflags & (HF_NMI_MASK | HF_IRET_MASK)) |
2484 | == HF_NMI_MASK) | |
2485 | return; /* IRET will cause a vm exit */ | |
2486 | ||
2487 | /* Something prevents NMI from been injected. Single step over | |
2488 | possible problem (IRET or exception injection or interrupt | |
2489 | shadow) */ | |
2490 | vcpu->arch.singlestep = true; | |
2491 | svm->vmcb->save.rflags |= (X86_EFLAGS_TF | X86_EFLAGS_RF); | |
2492 | update_db_intercept(vcpu); | |
c1150d8c DL |
2493 | } |
2494 | ||
cbc94022 IE |
2495 | static int svm_set_tss_addr(struct kvm *kvm, unsigned int addr) |
2496 | { | |
2497 | return 0; | |
2498 | } | |
2499 | ||
d9e368d6 AK |
2500 | static void svm_flush_tlb(struct kvm_vcpu *vcpu) |
2501 | { | |
2502 | force_new_asid(vcpu); | |
2503 | } | |
2504 | ||
04d2cc77 AK |
2505 | static void svm_prepare_guest_switch(struct kvm_vcpu *vcpu) |
2506 | { | |
2507 | } | |
2508 | ||
d7bf8221 JR |
2509 | static inline void sync_cr8_to_lapic(struct kvm_vcpu *vcpu) |
2510 | { | |
2511 | struct vcpu_svm *svm = to_svm(vcpu); | |
2512 | ||
2513 | if (!(svm->vmcb->control.intercept_cr_write & INTERCEPT_CR8_MASK)) { | |
2514 | int cr8 = svm->vmcb->control.int_ctl & V_TPR_MASK; | |
615d5193 | 2515 | kvm_set_cr8(vcpu, cr8); |
d7bf8221 JR |
2516 | } |
2517 | } | |
2518 | ||
649d6864 JR |
2519 | static inline void sync_lapic_to_cr8(struct kvm_vcpu *vcpu) |
2520 | { | |
2521 | struct vcpu_svm *svm = to_svm(vcpu); | |
2522 | u64 cr8; | |
2523 | ||
649d6864 JR |
2524 | cr8 = kvm_get_cr8(vcpu); |
2525 | svm->vmcb->control.int_ctl &= ~V_TPR_MASK; | |
2526 | svm->vmcb->control.int_ctl |= cr8 & V_TPR_MASK; | |
2527 | } | |
2528 | ||
9222be18 GN |
2529 | static void svm_complete_interrupts(struct vcpu_svm *svm) |
2530 | { | |
2531 | u8 vector; | |
2532 | int type; | |
2533 | u32 exitintinfo = svm->vmcb->control.exit_int_info; | |
2534 | ||
44c11430 GN |
2535 | if (svm->vcpu.arch.hflags & HF_IRET_MASK) |
2536 | svm->vcpu.arch.hflags &= ~(HF_NMI_MASK | HF_IRET_MASK); | |
2537 | ||
9222be18 GN |
2538 | svm->vcpu.arch.nmi_injected = false; |
2539 | kvm_clear_exception_queue(&svm->vcpu); | |
2540 | kvm_clear_interrupt_queue(&svm->vcpu); | |
2541 | ||
2542 | if (!(exitintinfo & SVM_EXITINTINFO_VALID)) | |
2543 | return; | |
2544 | ||
2545 | vector = exitintinfo & SVM_EXITINTINFO_VEC_MASK; | |
2546 | type = exitintinfo & SVM_EXITINTINFO_TYPE_MASK; | |
2547 | ||
2548 | switch (type) { | |
2549 | case SVM_EXITINTINFO_TYPE_NMI: | |
2550 | svm->vcpu.arch.nmi_injected = true; | |
2551 | break; | |
2552 | case SVM_EXITINTINFO_TYPE_EXEPT: | |
2553 | /* In case of software exception do not reinject an exception | |
2554 | vector, but re-execute and instruction instead */ | |
219b65dc AG |
2555 | if (is_nested(svm)) |
2556 | break; | |
66fd3f7f | 2557 | if (kvm_exception_is_soft(vector)) |
9222be18 GN |
2558 | break; |
2559 | if (exitintinfo & SVM_EXITINTINFO_VALID_ERR) { | |
2560 | u32 err = svm->vmcb->control.exit_int_info_err; | |
2561 | kvm_queue_exception_e(&svm->vcpu, vector, err); | |
2562 | ||
2563 | } else | |
2564 | kvm_queue_exception(&svm->vcpu, vector); | |
2565 | break; | |
2566 | case SVM_EXITINTINFO_TYPE_INTR: | |
66fd3f7f | 2567 | kvm_queue_interrupt(&svm->vcpu, vector, false); |
9222be18 GN |
2568 | break; |
2569 | default: | |
2570 | break; | |
2571 | } | |
2572 | } | |
2573 | ||
80e31d4f AK |
2574 | #ifdef CONFIG_X86_64 |
2575 | #define R "r" | |
2576 | #else | |
2577 | #define R "e" | |
2578 | #endif | |
2579 | ||
04d2cc77 | 2580 | static void svm_vcpu_run(struct kvm_vcpu *vcpu, struct kvm_run *kvm_run) |
6aa8b732 | 2581 | { |
a2fa3e9f | 2582 | struct vcpu_svm *svm = to_svm(vcpu); |
6aa8b732 AK |
2583 | u16 fs_selector; |
2584 | u16 gs_selector; | |
2585 | u16 ldt_selector; | |
d9e368d6 | 2586 | |
5fdbf976 MT |
2587 | svm->vmcb->save.rax = vcpu->arch.regs[VCPU_REGS_RAX]; |
2588 | svm->vmcb->save.rsp = vcpu->arch.regs[VCPU_REGS_RSP]; | |
2589 | svm->vmcb->save.rip = vcpu->arch.regs[VCPU_REGS_RIP]; | |
2590 | ||
e756fc62 | 2591 | pre_svm_run(svm); |
6aa8b732 | 2592 | |
649d6864 JR |
2593 | sync_lapic_to_cr8(vcpu); |
2594 | ||
6aa8b732 | 2595 | save_host_msrs(vcpu); |
d6e88aec AK |
2596 | fs_selector = kvm_read_fs(); |
2597 | gs_selector = kvm_read_gs(); | |
2598 | ldt_selector = kvm_read_ldt(); | |
cda0ffdd | 2599 | svm->vmcb->save.cr2 = vcpu->arch.cr2; |
709ddebf JR |
2600 | /* required for live migration with NPT */ |
2601 | if (npt_enabled) | |
2602 | svm->vmcb->save.cr3 = vcpu->arch.cr3; | |
6aa8b732 | 2603 | |
04d2cc77 AK |
2604 | clgi(); |
2605 | ||
2606 | local_irq_enable(); | |
36241b8c | 2607 | |
6aa8b732 | 2608 | asm volatile ( |
80e31d4f AK |
2609 | "push %%"R"bp; \n\t" |
2610 | "mov %c[rbx](%[svm]), %%"R"bx \n\t" | |
2611 | "mov %c[rcx](%[svm]), %%"R"cx \n\t" | |
2612 | "mov %c[rdx](%[svm]), %%"R"dx \n\t" | |
2613 | "mov %c[rsi](%[svm]), %%"R"si \n\t" | |
2614 | "mov %c[rdi](%[svm]), %%"R"di \n\t" | |
2615 | "mov %c[rbp](%[svm]), %%"R"bp \n\t" | |
05b3e0c2 | 2616 | #ifdef CONFIG_X86_64 |
fb3f0f51 RR |
2617 | "mov %c[r8](%[svm]), %%r8 \n\t" |
2618 | "mov %c[r9](%[svm]), %%r9 \n\t" | |
2619 | "mov %c[r10](%[svm]), %%r10 \n\t" | |
2620 | "mov %c[r11](%[svm]), %%r11 \n\t" | |
2621 | "mov %c[r12](%[svm]), %%r12 \n\t" | |
2622 | "mov %c[r13](%[svm]), %%r13 \n\t" | |
2623 | "mov %c[r14](%[svm]), %%r14 \n\t" | |
2624 | "mov %c[r15](%[svm]), %%r15 \n\t" | |
6aa8b732 AK |
2625 | #endif |
2626 | ||
6aa8b732 | 2627 | /* Enter guest mode */ |
80e31d4f AK |
2628 | "push %%"R"ax \n\t" |
2629 | "mov %c[vmcb](%[svm]), %%"R"ax \n\t" | |
4ecac3fd AK |
2630 | __ex(SVM_VMLOAD) "\n\t" |
2631 | __ex(SVM_VMRUN) "\n\t" | |
2632 | __ex(SVM_VMSAVE) "\n\t" | |
80e31d4f | 2633 | "pop %%"R"ax \n\t" |
6aa8b732 AK |
2634 | |
2635 | /* Save guest registers, load host registers */ | |
80e31d4f AK |
2636 | "mov %%"R"bx, %c[rbx](%[svm]) \n\t" |
2637 | "mov %%"R"cx, %c[rcx](%[svm]) \n\t" | |
2638 | "mov %%"R"dx, %c[rdx](%[svm]) \n\t" | |
2639 | "mov %%"R"si, %c[rsi](%[svm]) \n\t" | |
2640 | "mov %%"R"di, %c[rdi](%[svm]) \n\t" | |
2641 | "mov %%"R"bp, %c[rbp](%[svm]) \n\t" | |
05b3e0c2 | 2642 | #ifdef CONFIG_X86_64 |
fb3f0f51 RR |
2643 | "mov %%r8, %c[r8](%[svm]) \n\t" |
2644 | "mov %%r9, %c[r9](%[svm]) \n\t" | |
2645 | "mov %%r10, %c[r10](%[svm]) \n\t" | |
2646 | "mov %%r11, %c[r11](%[svm]) \n\t" | |
2647 | "mov %%r12, %c[r12](%[svm]) \n\t" | |
2648 | "mov %%r13, %c[r13](%[svm]) \n\t" | |
2649 | "mov %%r14, %c[r14](%[svm]) \n\t" | |
2650 | "mov %%r15, %c[r15](%[svm]) \n\t" | |
6aa8b732 | 2651 | #endif |
80e31d4f | 2652 | "pop %%"R"bp" |
6aa8b732 | 2653 | : |
fb3f0f51 | 2654 | : [svm]"a"(svm), |
6aa8b732 | 2655 | [vmcb]"i"(offsetof(struct vcpu_svm, vmcb_pa)), |
ad312c7c ZX |
2656 | [rbx]"i"(offsetof(struct vcpu_svm, vcpu.arch.regs[VCPU_REGS_RBX])), |
2657 | [rcx]"i"(offsetof(struct vcpu_svm, vcpu.arch.regs[VCPU_REGS_RCX])), | |
2658 | [rdx]"i"(offsetof(struct vcpu_svm, vcpu.arch.regs[VCPU_REGS_RDX])), | |
2659 | [rsi]"i"(offsetof(struct vcpu_svm, vcpu.arch.regs[VCPU_REGS_RSI])), | |
2660 | [rdi]"i"(offsetof(struct vcpu_svm, vcpu.arch.regs[VCPU_REGS_RDI])), | |
2661 | [rbp]"i"(offsetof(struct vcpu_svm, vcpu.arch.regs[VCPU_REGS_RBP])) | |
05b3e0c2 | 2662 | #ifdef CONFIG_X86_64 |
ad312c7c ZX |
2663 | , [r8]"i"(offsetof(struct vcpu_svm, vcpu.arch.regs[VCPU_REGS_R8])), |
2664 | [r9]"i"(offsetof(struct vcpu_svm, vcpu.arch.regs[VCPU_REGS_R9])), | |
2665 | [r10]"i"(offsetof(struct vcpu_svm, vcpu.arch.regs[VCPU_REGS_R10])), | |
2666 | [r11]"i"(offsetof(struct vcpu_svm, vcpu.arch.regs[VCPU_REGS_R11])), | |
2667 | [r12]"i"(offsetof(struct vcpu_svm, vcpu.arch.regs[VCPU_REGS_R12])), | |
2668 | [r13]"i"(offsetof(struct vcpu_svm, vcpu.arch.regs[VCPU_REGS_R13])), | |
2669 | [r14]"i"(offsetof(struct vcpu_svm, vcpu.arch.regs[VCPU_REGS_R14])), | |
2670 | [r15]"i"(offsetof(struct vcpu_svm, vcpu.arch.regs[VCPU_REGS_R15])) | |
6aa8b732 | 2671 | #endif |
54a08c04 | 2672 | : "cc", "memory" |
80e31d4f | 2673 | , R"bx", R"cx", R"dx", R"si", R"di" |
54a08c04 | 2674 | #ifdef CONFIG_X86_64 |
54a08c04 LV |
2675 | , "r8", "r9", "r10", "r11" , "r12", "r13", "r14", "r15" |
2676 | #endif | |
2677 | ); | |
6aa8b732 | 2678 | |
ad312c7c | 2679 | vcpu->arch.cr2 = svm->vmcb->save.cr2; |
5fdbf976 MT |
2680 | vcpu->arch.regs[VCPU_REGS_RAX] = svm->vmcb->save.rax; |
2681 | vcpu->arch.regs[VCPU_REGS_RSP] = svm->vmcb->save.rsp; | |
2682 | vcpu->arch.regs[VCPU_REGS_RIP] = svm->vmcb->save.rip; | |
6aa8b732 | 2683 | |
d6e88aec AK |
2684 | kvm_load_fs(fs_selector); |
2685 | kvm_load_gs(gs_selector); | |
2686 | kvm_load_ldt(ldt_selector); | |
6aa8b732 AK |
2687 | load_host_msrs(vcpu); |
2688 | ||
2689 | reload_tss(vcpu); | |
2690 | ||
56ba47dd AK |
2691 | local_irq_disable(); |
2692 | ||
2693 | stgi(); | |
2694 | ||
d7bf8221 JR |
2695 | sync_cr8_to_lapic(vcpu); |
2696 | ||
a2fa3e9f | 2697 | svm->next_rip = 0; |
9222be18 | 2698 | |
6de4f3ad AK |
2699 | if (npt_enabled) { |
2700 | vcpu->arch.regs_avail &= ~(1 << VCPU_EXREG_PDPTR); | |
2701 | vcpu->arch.regs_dirty &= ~(1 << VCPU_EXREG_PDPTR); | |
2702 | } | |
6aa8b732 AK |
2703 | } |
2704 | ||
80e31d4f AK |
2705 | #undef R |
2706 | ||
6aa8b732 AK |
2707 | static void svm_set_cr3(struct kvm_vcpu *vcpu, unsigned long root) |
2708 | { | |
a2fa3e9f GH |
2709 | struct vcpu_svm *svm = to_svm(vcpu); |
2710 | ||
709ddebf JR |
2711 | if (npt_enabled) { |
2712 | svm->vmcb->control.nested_cr3 = root; | |
2713 | force_new_asid(vcpu); | |
2714 | return; | |
2715 | } | |
2716 | ||
a2fa3e9f | 2717 | svm->vmcb->save.cr3 = root; |
6aa8b732 | 2718 | force_new_asid(vcpu); |
7807fa6c AL |
2719 | |
2720 | if (vcpu->fpu_active) { | |
a2fa3e9f GH |
2721 | svm->vmcb->control.intercept_exceptions |= (1 << NM_VECTOR); |
2722 | svm->vmcb->save.cr0 |= X86_CR0_TS; | |
7807fa6c AL |
2723 | vcpu->fpu_active = 0; |
2724 | } | |
6aa8b732 AK |
2725 | } |
2726 | ||
6aa8b732 AK |
2727 | static int is_disabled(void) |
2728 | { | |
6031a61c JR |
2729 | u64 vm_cr; |
2730 | ||
2731 | rdmsrl(MSR_VM_CR, vm_cr); | |
2732 | if (vm_cr & (1 << SVM_VM_CR_SVM_DISABLE)) | |
2733 | return 1; | |
2734 | ||
6aa8b732 AK |
2735 | return 0; |
2736 | } | |
2737 | ||
102d8325 IM |
2738 | static void |
2739 | svm_patch_hypercall(struct kvm_vcpu *vcpu, unsigned char *hypercall) | |
2740 | { | |
2741 | /* | |
2742 | * Patch in the VMMCALL instruction: | |
2743 | */ | |
2744 | hypercall[0] = 0x0f; | |
2745 | hypercall[1] = 0x01; | |
2746 | hypercall[2] = 0xd9; | |
102d8325 IM |
2747 | } |
2748 | ||
002c7f7c YS |
2749 | static void svm_check_processor_compat(void *rtn) |
2750 | { | |
2751 | *(int *)rtn = 0; | |
2752 | } | |
2753 | ||
774ead3a AK |
2754 | static bool svm_cpu_has_accelerated_tpr(void) |
2755 | { | |
2756 | return false; | |
2757 | } | |
2758 | ||
67253af5 SY |
2759 | static int get_npt_level(void) |
2760 | { | |
2761 | #ifdef CONFIG_X86_64 | |
2762 | return PT64_ROOT_LEVEL; | |
2763 | #else | |
2764 | return PT32E_ROOT_LEVEL; | |
2765 | #endif | |
2766 | } | |
2767 | ||
4b12f0de | 2768 | static u64 svm_get_mt_mask(struct kvm_vcpu *vcpu, gfn_t gfn, bool is_mmio) |
64d4d521 SY |
2769 | { |
2770 | return 0; | |
2771 | } | |
2772 | ||
229456fc MT |
2773 | static const struct trace_print_flags svm_exit_reasons_str[] = { |
2774 | { SVM_EXIT_READ_CR0, "read_cr0" }, | |
2775 | { SVM_EXIT_READ_CR3, "read_cr3" }, | |
2776 | { SVM_EXIT_READ_CR4, "read_cr4" }, | |
2777 | { SVM_EXIT_READ_CR8, "read_cr8" }, | |
2778 | { SVM_EXIT_WRITE_CR0, "write_cr0" }, | |
2779 | { SVM_EXIT_WRITE_CR3, "write_cr3" }, | |
2780 | { SVM_EXIT_WRITE_CR4, "write_cr4" }, | |
2781 | { SVM_EXIT_WRITE_CR8, "write_cr8" }, | |
2782 | { SVM_EXIT_READ_DR0, "read_dr0" }, | |
2783 | { SVM_EXIT_READ_DR1, "read_dr1" }, | |
2784 | { SVM_EXIT_READ_DR2, "read_dr2" }, | |
2785 | { SVM_EXIT_READ_DR3, "read_dr3" }, | |
2786 | { SVM_EXIT_WRITE_DR0, "write_dr0" }, | |
2787 | { SVM_EXIT_WRITE_DR1, "write_dr1" }, | |
2788 | { SVM_EXIT_WRITE_DR2, "write_dr2" }, | |
2789 | { SVM_EXIT_WRITE_DR3, "write_dr3" }, | |
2790 | { SVM_EXIT_WRITE_DR5, "write_dr5" }, | |
2791 | { SVM_EXIT_WRITE_DR7, "write_dr7" }, | |
2792 | { SVM_EXIT_EXCP_BASE + DB_VECTOR, "DB excp" }, | |
2793 | { SVM_EXIT_EXCP_BASE + BP_VECTOR, "BP excp" }, | |
2794 | { SVM_EXIT_EXCP_BASE + UD_VECTOR, "UD excp" }, | |
2795 | { SVM_EXIT_EXCP_BASE + PF_VECTOR, "PF excp" }, | |
2796 | { SVM_EXIT_EXCP_BASE + NM_VECTOR, "NM excp" }, | |
2797 | { SVM_EXIT_EXCP_BASE + MC_VECTOR, "MC excp" }, | |
2798 | { SVM_EXIT_INTR, "interrupt" }, | |
2799 | { SVM_EXIT_NMI, "nmi" }, | |
2800 | { SVM_EXIT_SMI, "smi" }, | |
2801 | { SVM_EXIT_INIT, "init" }, | |
2802 | { SVM_EXIT_VINTR, "vintr" }, | |
2803 | { SVM_EXIT_CPUID, "cpuid" }, | |
2804 | { SVM_EXIT_INVD, "invd" }, | |
2805 | { SVM_EXIT_HLT, "hlt" }, | |
2806 | { SVM_EXIT_INVLPG, "invlpg" }, | |
2807 | { SVM_EXIT_INVLPGA, "invlpga" }, | |
2808 | { SVM_EXIT_IOIO, "io" }, | |
2809 | { SVM_EXIT_MSR, "msr" }, | |
2810 | { SVM_EXIT_TASK_SWITCH, "task_switch" }, | |
2811 | { SVM_EXIT_SHUTDOWN, "shutdown" }, | |
2812 | { SVM_EXIT_VMRUN, "vmrun" }, | |
2813 | { SVM_EXIT_VMMCALL, "hypercall" }, | |
2814 | { SVM_EXIT_VMLOAD, "vmload" }, | |
2815 | { SVM_EXIT_VMSAVE, "vmsave" }, | |
2816 | { SVM_EXIT_STGI, "stgi" }, | |
2817 | { SVM_EXIT_CLGI, "clgi" }, | |
2818 | { SVM_EXIT_SKINIT, "skinit" }, | |
2819 | { SVM_EXIT_WBINVD, "wbinvd" }, | |
2820 | { SVM_EXIT_MONITOR, "monitor" }, | |
2821 | { SVM_EXIT_MWAIT, "mwait" }, | |
2822 | { SVM_EXIT_NPF, "npf" }, | |
2823 | { -1, NULL } | |
2824 | }; | |
2825 | ||
344f414f JR |
2826 | static bool svm_gb_page_enable(void) |
2827 | { | |
2828 | return true; | |
2829 | } | |
2830 | ||
cbdd1bea | 2831 | static struct kvm_x86_ops svm_x86_ops = { |
6aa8b732 AK |
2832 | .cpu_has_kvm_support = has_svm, |
2833 | .disabled_by_bios = is_disabled, | |
2834 | .hardware_setup = svm_hardware_setup, | |
2835 | .hardware_unsetup = svm_hardware_unsetup, | |
002c7f7c | 2836 | .check_processor_compatibility = svm_check_processor_compat, |
6aa8b732 AK |
2837 | .hardware_enable = svm_hardware_enable, |
2838 | .hardware_disable = svm_hardware_disable, | |
774ead3a | 2839 | .cpu_has_accelerated_tpr = svm_cpu_has_accelerated_tpr, |
6aa8b732 AK |
2840 | |
2841 | .vcpu_create = svm_create_vcpu, | |
2842 | .vcpu_free = svm_free_vcpu, | |
04d2cc77 | 2843 | .vcpu_reset = svm_vcpu_reset, |
6aa8b732 | 2844 | |
04d2cc77 | 2845 | .prepare_guest_switch = svm_prepare_guest_switch, |
6aa8b732 AK |
2846 | .vcpu_load = svm_vcpu_load, |
2847 | .vcpu_put = svm_vcpu_put, | |
2848 | ||
2849 | .set_guest_debug = svm_guest_debug, | |
2850 | .get_msr = svm_get_msr, | |
2851 | .set_msr = svm_set_msr, | |
2852 | .get_segment_base = svm_get_segment_base, | |
2853 | .get_segment = svm_get_segment, | |
2854 | .set_segment = svm_set_segment, | |
2e4d2653 | 2855 | .get_cpl = svm_get_cpl, |
1747fb71 | 2856 | .get_cs_db_l_bits = kvm_get_cs_db_l_bits, |
25c4c276 | 2857 | .decache_cr4_guest_bits = svm_decache_cr4_guest_bits, |
6aa8b732 | 2858 | .set_cr0 = svm_set_cr0, |
6aa8b732 AK |
2859 | .set_cr3 = svm_set_cr3, |
2860 | .set_cr4 = svm_set_cr4, | |
2861 | .set_efer = svm_set_efer, | |
2862 | .get_idt = svm_get_idt, | |
2863 | .set_idt = svm_set_idt, | |
2864 | .get_gdt = svm_get_gdt, | |
2865 | .set_gdt = svm_set_gdt, | |
2866 | .get_dr = svm_get_dr, | |
2867 | .set_dr = svm_set_dr, | |
6de4f3ad | 2868 | .cache_reg = svm_cache_reg, |
6aa8b732 AK |
2869 | .get_rflags = svm_get_rflags, |
2870 | .set_rflags = svm_set_rflags, | |
2871 | ||
6aa8b732 | 2872 | .tlb_flush = svm_flush_tlb, |
6aa8b732 | 2873 | |
6aa8b732 | 2874 | .run = svm_vcpu_run, |
04d2cc77 | 2875 | .handle_exit = handle_exit, |
6aa8b732 | 2876 | .skip_emulated_instruction = skip_emulated_instruction, |
2809f5d2 GC |
2877 | .set_interrupt_shadow = svm_set_interrupt_shadow, |
2878 | .get_interrupt_shadow = svm_get_interrupt_shadow, | |
102d8325 | 2879 | .patch_hypercall = svm_patch_hypercall, |
2a8067f1 | 2880 | .set_irq = svm_set_irq, |
95ba8273 | 2881 | .set_nmi = svm_inject_nmi, |
298101da | 2882 | .queue_exception = svm_queue_exception, |
78646121 | 2883 | .interrupt_allowed = svm_interrupt_allowed, |
95ba8273 GN |
2884 | .nmi_allowed = svm_nmi_allowed, |
2885 | .enable_nmi_window = enable_nmi_window, | |
2886 | .enable_irq_window = enable_irq_window, | |
2887 | .update_cr8_intercept = update_cr8_intercept, | |
cbc94022 IE |
2888 | |
2889 | .set_tss_addr = svm_set_tss_addr, | |
67253af5 | 2890 | .get_tdp_level = get_npt_level, |
4b12f0de | 2891 | .get_mt_mask = svm_get_mt_mask, |
229456fc MT |
2892 | |
2893 | .exit_reasons_str = svm_exit_reasons_str, | |
344f414f | 2894 | .gb_page_enable = svm_gb_page_enable, |
6aa8b732 AK |
2895 | }; |
2896 | ||
2897 | static int __init svm_init(void) | |
2898 | { | |
cb498ea2 | 2899 | return kvm_init(&svm_x86_ops, sizeof(struct vcpu_svm), |
c16f862d | 2900 | THIS_MODULE); |
6aa8b732 AK |
2901 | } |
2902 | ||
2903 | static void __exit svm_exit(void) | |
2904 | { | |
cb498ea2 | 2905 | kvm_exit(); |
6aa8b732 AK |
2906 | } |
2907 | ||
2908 | module_init(svm_init) | |
2909 | module_exit(svm_exit) |