]>
Commit | Line | Data |
---|---|---|
6aa8b732 AK |
1 | /* |
2 | * Kernel-based Virtual Machine driver for Linux | |
3 | * | |
4 | * AMD SVM support | |
5 | * | |
6 | * Copyright (C) 2006 Qumranet, Inc. | |
9611c187 | 7 | * Copyright 2010 Red Hat, Inc. and/or its affiliates. |
6aa8b732 AK |
8 | * |
9 | * Authors: | |
10 | * Yaniv Kamay <yaniv@qumranet.com> | |
11 | * Avi Kivity <avi@qumranet.com> | |
12 | * | |
13 | * This work is licensed under the terms of the GNU GPL, version 2. See | |
14 | * the COPYING file in the top-level directory. | |
15 | * | |
16 | */ | |
edf88417 AK |
17 | #include <linux/kvm_host.h> |
18 | ||
85f455f7 | 19 | #include "irq.h" |
1d737c8a | 20 | #include "mmu.h" |
5fdbf976 | 21 | #include "kvm_cache_regs.h" |
fe4c7b19 | 22 | #include "x86.h" |
66f7b72e | 23 | #include "cpuid.h" |
25462f7f | 24 | #include "pmu.h" |
e495606d | 25 | |
6aa8b732 | 26 | #include <linux/module.h> |
ae759544 | 27 | #include <linux/mod_devicetable.h> |
9d8f549d | 28 | #include <linux/kernel.h> |
6aa8b732 AK |
29 | #include <linux/vmalloc.h> |
30 | #include <linux/highmem.h> | |
e8edc6e0 | 31 | #include <linux/sched.h> |
af658dca | 32 | #include <linux/trace_events.h> |
5a0e3ad6 | 33 | #include <linux/slab.h> |
6aa8b732 | 34 | |
1018faa6 | 35 | #include <asm/perf_event.h> |
67ec6607 | 36 | #include <asm/tlbflush.h> |
e495606d | 37 | #include <asm/desc.h> |
facb0139 | 38 | #include <asm/debugreg.h> |
631bc487 | 39 | #include <asm/kvm_para.h> |
6aa8b732 | 40 | |
63d1142f | 41 | #include <asm/virtext.h> |
229456fc | 42 | #include "trace.h" |
63d1142f | 43 | |
4ecac3fd AK |
44 | #define __ex(x) __kvm_handle_fault_on_reboot(x) |
45 | ||
6aa8b732 AK |
46 | MODULE_AUTHOR("Qumranet"); |
47 | MODULE_LICENSE("GPL"); | |
48 | ||
ae759544 JT |
49 | static const struct x86_cpu_id svm_cpu_id[] = { |
50 | X86_FEATURE_MATCH(X86_FEATURE_SVM), | |
51 | {} | |
52 | }; | |
53 | MODULE_DEVICE_TABLE(x86cpu, svm_cpu_id); | |
54 | ||
6aa8b732 AK |
55 | #define IOPM_ALLOC_ORDER 2 |
56 | #define MSRPM_ALLOC_ORDER 1 | |
57 | ||
6aa8b732 AK |
58 | #define SEG_TYPE_LDT 2 |
59 | #define SEG_TYPE_BUSY_TSS16 3 | |
60 | ||
6bc31bdc AP |
61 | #define SVM_FEATURE_NPT (1 << 0) |
62 | #define SVM_FEATURE_LBRV (1 << 1) | |
63 | #define SVM_FEATURE_SVML (1 << 2) | |
64 | #define SVM_FEATURE_NRIP (1 << 3) | |
ddce97aa AP |
65 | #define SVM_FEATURE_TSC_RATE (1 << 4) |
66 | #define SVM_FEATURE_VMCB_CLEAN (1 << 5) | |
67 | #define SVM_FEATURE_FLUSH_ASID (1 << 6) | |
68 | #define SVM_FEATURE_DECODE_ASSIST (1 << 7) | |
6bc31bdc | 69 | #define SVM_FEATURE_PAUSE_FILTER (1 << 10) |
80b7706e | 70 | |
410e4d57 JR |
71 | #define NESTED_EXIT_HOST 0 /* Exit handled on host level */ |
72 | #define NESTED_EXIT_DONE 1 /* Exit caused nested vmexit */ | |
73 | #define NESTED_EXIT_CONTINUE 2 /* Further checks needed */ | |
74 | ||
24e09cbf JR |
75 | #define DEBUGCTL_RESERVED_BITS (~(0x3fULL)) |
76 | ||
fbc0db76 | 77 | #define TSC_RATIO_RSVD 0xffffff0000000000ULL |
92a1f12d JR |
78 | #define TSC_RATIO_MIN 0x0000000000000001ULL |
79 | #define TSC_RATIO_MAX 0x000000ffffffffffULL | |
fbc0db76 | 80 | |
67ec6607 JR |
81 | static bool erratum_383_found __read_mostly; |
82 | ||
6c8166a7 AK |
83 | static const u32 host_save_user_msrs[] = { |
84 | #ifdef CONFIG_X86_64 | |
85 | MSR_STAR, MSR_LSTAR, MSR_CSTAR, MSR_SYSCALL_MASK, MSR_KERNEL_GS_BASE, | |
86 | MSR_FS_BASE, | |
87 | #endif | |
88 | MSR_IA32_SYSENTER_CS, MSR_IA32_SYSENTER_ESP, MSR_IA32_SYSENTER_EIP, | |
89 | }; | |
90 | ||
91 | #define NR_HOST_SAVE_USER_MSRS ARRAY_SIZE(host_save_user_msrs) | |
92 | ||
93 | struct kvm_vcpu; | |
94 | ||
e6aa9abd JR |
95 | struct nested_state { |
96 | struct vmcb *hsave; | |
97 | u64 hsave_msr; | |
4a810181 | 98 | u64 vm_cr_msr; |
e6aa9abd JR |
99 | u64 vmcb; |
100 | ||
101 | /* These are the merged vectors */ | |
102 | u32 *msrpm; | |
103 | ||
104 | /* gpa pointers to the real vectors */ | |
105 | u64 vmcb_msrpm; | |
ce2ac085 | 106 | u64 vmcb_iopm; |
aad42c64 | 107 | |
cd3ff653 JR |
108 | /* A VMEXIT is required but not yet emulated */ |
109 | bool exit_required; | |
110 | ||
aad42c64 | 111 | /* cache for intercepts of the guest */ |
4ee546b4 | 112 | u32 intercept_cr; |
3aed041a | 113 | u32 intercept_dr; |
aad42c64 JR |
114 | u32 intercept_exceptions; |
115 | u64 intercept; | |
116 | ||
5bd2edc3 JR |
117 | /* Nested Paging related state */ |
118 | u64 nested_cr3; | |
e6aa9abd JR |
119 | }; |
120 | ||
323c3d80 JR |
121 | #define MSRPM_OFFSETS 16 |
122 | static u32 msrpm_offsets[MSRPM_OFFSETS] __read_mostly; | |
123 | ||
2b036c6b BO |
124 | /* |
125 | * Set osvw_len to higher value when updated Revision Guides | |
126 | * are published and we know what the new status bits are | |
127 | */ | |
128 | static uint64_t osvw_len = 4, osvw_status; | |
129 | ||
6c8166a7 AK |
130 | struct vcpu_svm { |
131 | struct kvm_vcpu vcpu; | |
132 | struct vmcb *vmcb; | |
133 | unsigned long vmcb_pa; | |
134 | struct svm_cpu_data *svm_data; | |
135 | uint64_t asid_generation; | |
136 | uint64_t sysenter_esp; | |
137 | uint64_t sysenter_eip; | |
138 | ||
139 | u64 next_rip; | |
140 | ||
141 | u64 host_user_msrs[NR_HOST_SAVE_USER_MSRS]; | |
afe9e66f | 142 | struct { |
dacccfdd AK |
143 | u16 fs; |
144 | u16 gs; | |
145 | u16 ldt; | |
afe9e66f AK |
146 | u64 gs_base; |
147 | } host; | |
6c8166a7 AK |
148 | |
149 | u32 *msrpm; | |
6c8166a7 | 150 | |
bd3d1ec3 AK |
151 | ulong nmi_iret_rip; |
152 | ||
e6aa9abd | 153 | struct nested_state nested; |
6be7d306 JK |
154 | |
155 | bool nmi_singlestep; | |
66b7138f JK |
156 | |
157 | unsigned int3_injected; | |
158 | unsigned long int3_rip; | |
631bc487 | 159 | u32 apf_reason; |
fbc0db76 JR |
160 | |
161 | u64 tsc_ratio; | |
6c8166a7 AK |
162 | }; |
163 | ||
fbc0db76 JR |
164 | static DEFINE_PER_CPU(u64, current_tsc_ratio); |
165 | #define TSC_RATIO_DEFAULT 0x0100000000ULL | |
166 | ||
455716fa JR |
167 | #define MSR_INVALID 0xffffffffU |
168 | ||
09941fbb | 169 | static const struct svm_direct_access_msrs { |
ac72a9b7 JR |
170 | u32 index; /* Index of the MSR */ |
171 | bool always; /* True if intercept is always on */ | |
172 | } direct_access_msrs[] = { | |
8c06585d | 173 | { .index = MSR_STAR, .always = true }, |
ac72a9b7 JR |
174 | { .index = MSR_IA32_SYSENTER_CS, .always = true }, |
175 | #ifdef CONFIG_X86_64 | |
176 | { .index = MSR_GS_BASE, .always = true }, | |
177 | { .index = MSR_FS_BASE, .always = true }, | |
178 | { .index = MSR_KERNEL_GS_BASE, .always = true }, | |
179 | { .index = MSR_LSTAR, .always = true }, | |
180 | { .index = MSR_CSTAR, .always = true }, | |
181 | { .index = MSR_SYSCALL_MASK, .always = true }, | |
182 | #endif | |
183 | { .index = MSR_IA32_LASTBRANCHFROMIP, .always = false }, | |
184 | { .index = MSR_IA32_LASTBRANCHTOIP, .always = false }, | |
185 | { .index = MSR_IA32_LASTINTFROMIP, .always = false }, | |
186 | { .index = MSR_IA32_LASTINTTOIP, .always = false }, | |
187 | { .index = MSR_INVALID, .always = false }, | |
6c8166a7 AK |
188 | }; |
189 | ||
709ddebf JR |
190 | /* enable NPT for AMD64 and X86 with PAE */ |
191 | #if defined(CONFIG_X86_64) || defined(CONFIG_X86_PAE) | |
192 | static bool npt_enabled = true; | |
193 | #else | |
e0231715 | 194 | static bool npt_enabled; |
709ddebf | 195 | #endif |
6c7dac72 | 196 | |
e2358851 DB |
197 | /* allow nested paging (virtualized MMU) for all guests */ |
198 | static int npt = true; | |
6c7dac72 | 199 | module_param(npt, int, S_IRUGO); |
e3da3acd | 200 | |
e2358851 DB |
201 | /* allow nested virtualization in KVM/SVM */ |
202 | static int nested = true; | |
236de055 AG |
203 | module_param(nested, int, S_IRUGO); |
204 | ||
79a8059d | 205 | static void svm_set_cr0(struct kvm_vcpu *vcpu, unsigned long cr0); |
44874f84 | 206 | static void svm_flush_tlb(struct kvm_vcpu *vcpu); |
a5c3832d | 207 | static void svm_complete_interrupts(struct vcpu_svm *svm); |
04d2cc77 | 208 | |
410e4d57 | 209 | static int nested_svm_exit_handled(struct vcpu_svm *svm); |
b8e88bc8 | 210 | static int nested_svm_intercept(struct vcpu_svm *svm); |
cf74a78b | 211 | static int nested_svm_vmexit(struct vcpu_svm *svm); |
cf74a78b AG |
212 | static int nested_svm_check_exception(struct vcpu_svm *svm, unsigned nr, |
213 | bool has_error_code, u32 error_code); | |
92a1f12d | 214 | static u64 __scale_tsc(u64 ratio, u64 tsc); |
cf74a78b | 215 | |
8d28fec4 | 216 | enum { |
116a0a23 JR |
217 | VMCB_INTERCEPTS, /* Intercept vectors, TSC offset, |
218 | pause filter count */ | |
f56838e4 | 219 | VMCB_PERM_MAP, /* IOPM Base and MSRPM Base */ |
d48086d1 | 220 | VMCB_ASID, /* ASID */ |
decdbf6a | 221 | VMCB_INTR, /* int_ctl, int_vector */ |
b2747166 | 222 | VMCB_NPT, /* npt_en, nCR3, gPAT */ |
dcca1a65 | 223 | VMCB_CR, /* CR0, CR3, CR4, EFER */ |
72214b96 | 224 | VMCB_DR, /* DR6, DR7 */ |
17a703cb | 225 | VMCB_DT, /* GDT, IDT */ |
060d0c9a | 226 | VMCB_SEG, /* CS, DS, SS, ES, CPL */ |
0574dec0 | 227 | VMCB_CR2, /* CR2 only */ |
b53ba3f9 | 228 | VMCB_LBR, /* DBGCTL, BR_FROM, BR_TO, LAST_EX_FROM, LAST_EX_TO */ |
8d28fec4 RJ |
229 | VMCB_DIRTY_MAX, |
230 | }; | |
231 | ||
0574dec0 JR |
232 | /* TPR and CR2 are always written before VMRUN */ |
233 | #define VMCB_ALWAYS_DIRTY_MASK ((1U << VMCB_INTR) | (1U << VMCB_CR2)) | |
8d28fec4 RJ |
234 | |
235 | static inline void mark_all_dirty(struct vmcb *vmcb) | |
236 | { | |
237 | vmcb->control.clean = 0; | |
238 | } | |
239 | ||
240 | static inline void mark_all_clean(struct vmcb *vmcb) | |
241 | { | |
242 | vmcb->control.clean = ((1 << VMCB_DIRTY_MAX) - 1) | |
243 | & ~VMCB_ALWAYS_DIRTY_MASK; | |
244 | } | |
245 | ||
246 | static inline void mark_dirty(struct vmcb *vmcb, int bit) | |
247 | { | |
248 | vmcb->control.clean &= ~(1 << bit); | |
249 | } | |
250 | ||
a2fa3e9f GH |
251 | static inline struct vcpu_svm *to_svm(struct kvm_vcpu *vcpu) |
252 | { | |
fb3f0f51 | 253 | return container_of(vcpu, struct vcpu_svm, vcpu); |
a2fa3e9f GH |
254 | } |
255 | ||
384c6368 JR |
256 | static void recalc_intercepts(struct vcpu_svm *svm) |
257 | { | |
258 | struct vmcb_control_area *c, *h; | |
259 | struct nested_state *g; | |
260 | ||
116a0a23 JR |
261 | mark_dirty(svm->vmcb, VMCB_INTERCEPTS); |
262 | ||
384c6368 JR |
263 | if (!is_guest_mode(&svm->vcpu)) |
264 | return; | |
265 | ||
266 | c = &svm->vmcb->control; | |
267 | h = &svm->nested.hsave->control; | |
268 | g = &svm->nested; | |
269 | ||
4ee546b4 | 270 | c->intercept_cr = h->intercept_cr | g->intercept_cr; |
3aed041a | 271 | c->intercept_dr = h->intercept_dr | g->intercept_dr; |
384c6368 JR |
272 | c->intercept_exceptions = h->intercept_exceptions | g->intercept_exceptions; |
273 | c->intercept = h->intercept | g->intercept; | |
274 | } | |
275 | ||
4ee546b4 RJ |
276 | static inline struct vmcb *get_host_vmcb(struct vcpu_svm *svm) |
277 | { | |
278 | if (is_guest_mode(&svm->vcpu)) | |
279 | return svm->nested.hsave; | |
280 | else | |
281 | return svm->vmcb; | |
282 | } | |
283 | ||
284 | static inline void set_cr_intercept(struct vcpu_svm *svm, int bit) | |
285 | { | |
286 | struct vmcb *vmcb = get_host_vmcb(svm); | |
287 | ||
288 | vmcb->control.intercept_cr |= (1U << bit); | |
289 | ||
290 | recalc_intercepts(svm); | |
291 | } | |
292 | ||
293 | static inline void clr_cr_intercept(struct vcpu_svm *svm, int bit) | |
294 | { | |
295 | struct vmcb *vmcb = get_host_vmcb(svm); | |
296 | ||
297 | vmcb->control.intercept_cr &= ~(1U << bit); | |
298 | ||
299 | recalc_intercepts(svm); | |
300 | } | |
301 | ||
302 | static inline bool is_cr_intercept(struct vcpu_svm *svm, int bit) | |
303 | { | |
304 | struct vmcb *vmcb = get_host_vmcb(svm); | |
305 | ||
306 | return vmcb->control.intercept_cr & (1U << bit); | |
307 | } | |
308 | ||
5315c716 | 309 | static inline void set_dr_intercepts(struct vcpu_svm *svm) |
3aed041a JR |
310 | { |
311 | struct vmcb *vmcb = get_host_vmcb(svm); | |
312 | ||
5315c716 PB |
313 | vmcb->control.intercept_dr = (1 << INTERCEPT_DR0_READ) |
314 | | (1 << INTERCEPT_DR1_READ) | |
315 | | (1 << INTERCEPT_DR2_READ) | |
316 | | (1 << INTERCEPT_DR3_READ) | |
317 | | (1 << INTERCEPT_DR4_READ) | |
318 | | (1 << INTERCEPT_DR5_READ) | |
319 | | (1 << INTERCEPT_DR6_READ) | |
320 | | (1 << INTERCEPT_DR7_READ) | |
321 | | (1 << INTERCEPT_DR0_WRITE) | |
322 | | (1 << INTERCEPT_DR1_WRITE) | |
323 | | (1 << INTERCEPT_DR2_WRITE) | |
324 | | (1 << INTERCEPT_DR3_WRITE) | |
325 | | (1 << INTERCEPT_DR4_WRITE) | |
326 | | (1 << INTERCEPT_DR5_WRITE) | |
327 | | (1 << INTERCEPT_DR6_WRITE) | |
328 | | (1 << INTERCEPT_DR7_WRITE); | |
3aed041a JR |
329 | |
330 | recalc_intercepts(svm); | |
331 | } | |
332 | ||
5315c716 | 333 | static inline void clr_dr_intercepts(struct vcpu_svm *svm) |
3aed041a JR |
334 | { |
335 | struct vmcb *vmcb = get_host_vmcb(svm); | |
336 | ||
5315c716 | 337 | vmcb->control.intercept_dr = 0; |
3aed041a JR |
338 | |
339 | recalc_intercepts(svm); | |
340 | } | |
341 | ||
18c918c5 JR |
342 | static inline void set_exception_intercept(struct vcpu_svm *svm, int bit) |
343 | { | |
344 | struct vmcb *vmcb = get_host_vmcb(svm); | |
345 | ||
346 | vmcb->control.intercept_exceptions |= (1U << bit); | |
347 | ||
348 | recalc_intercepts(svm); | |
349 | } | |
350 | ||
351 | static inline void clr_exception_intercept(struct vcpu_svm *svm, int bit) | |
352 | { | |
353 | struct vmcb *vmcb = get_host_vmcb(svm); | |
354 | ||
355 | vmcb->control.intercept_exceptions &= ~(1U << bit); | |
356 | ||
357 | recalc_intercepts(svm); | |
358 | } | |
359 | ||
8a05a1b8 JR |
360 | static inline void set_intercept(struct vcpu_svm *svm, int bit) |
361 | { | |
362 | struct vmcb *vmcb = get_host_vmcb(svm); | |
363 | ||
364 | vmcb->control.intercept |= (1ULL << bit); | |
365 | ||
366 | recalc_intercepts(svm); | |
367 | } | |
368 | ||
369 | static inline void clr_intercept(struct vcpu_svm *svm, int bit) | |
370 | { | |
371 | struct vmcb *vmcb = get_host_vmcb(svm); | |
372 | ||
373 | vmcb->control.intercept &= ~(1ULL << bit); | |
374 | ||
375 | recalc_intercepts(svm); | |
376 | } | |
377 | ||
2af9194d JR |
378 | static inline void enable_gif(struct vcpu_svm *svm) |
379 | { | |
380 | svm->vcpu.arch.hflags |= HF_GIF_MASK; | |
381 | } | |
382 | ||
383 | static inline void disable_gif(struct vcpu_svm *svm) | |
384 | { | |
385 | svm->vcpu.arch.hflags &= ~HF_GIF_MASK; | |
386 | } | |
387 | ||
388 | static inline bool gif_set(struct vcpu_svm *svm) | |
389 | { | |
390 | return !!(svm->vcpu.arch.hflags & HF_GIF_MASK); | |
391 | } | |
392 | ||
4866d5e3 | 393 | static unsigned long iopm_base; |
6aa8b732 AK |
394 | |
395 | struct kvm_ldttss_desc { | |
396 | u16 limit0; | |
397 | u16 base0; | |
e0231715 JR |
398 | unsigned base1:8, type:5, dpl:2, p:1; |
399 | unsigned limit1:4, zero0:3, g:1, base2:8; | |
6aa8b732 AK |
400 | u32 base3; |
401 | u32 zero1; | |
402 | } __attribute__((packed)); | |
403 | ||
404 | struct svm_cpu_data { | |
405 | int cpu; | |
406 | ||
5008fdf5 AK |
407 | u64 asid_generation; |
408 | u32 max_asid; | |
409 | u32 next_asid; | |
6aa8b732 AK |
410 | struct kvm_ldttss_desc *tss_desc; |
411 | ||
412 | struct page *save_area; | |
413 | }; | |
414 | ||
415 | static DEFINE_PER_CPU(struct svm_cpu_data *, svm_data); | |
416 | ||
417 | struct svm_init_data { | |
418 | int cpu; | |
419 | int r; | |
420 | }; | |
421 | ||
09941fbb | 422 | static const u32 msrpm_ranges[] = {0, 0xc0000000, 0xc0010000}; |
6aa8b732 | 423 | |
9d8f549d | 424 | #define NUM_MSR_MAPS ARRAY_SIZE(msrpm_ranges) |
6aa8b732 AK |
425 | #define MSRS_RANGE_SIZE 2048 |
426 | #define MSRS_IN_RANGE (MSRS_RANGE_SIZE * 8 / 2) | |
427 | ||
455716fa JR |
428 | static u32 svm_msrpm_offset(u32 msr) |
429 | { | |
430 | u32 offset; | |
431 | int i; | |
432 | ||
433 | for (i = 0; i < NUM_MSR_MAPS; i++) { | |
434 | if (msr < msrpm_ranges[i] || | |
435 | msr >= msrpm_ranges[i] + MSRS_IN_RANGE) | |
436 | continue; | |
437 | ||
438 | offset = (msr - msrpm_ranges[i]) / 4; /* 4 msrs per u8 */ | |
439 | offset += (i * MSRS_RANGE_SIZE); /* add range offset */ | |
440 | ||
441 | /* Now we have the u8 offset - but need the u32 offset */ | |
442 | return offset / 4; | |
443 | } | |
444 | ||
445 | /* MSR not in any range */ | |
446 | return MSR_INVALID; | |
447 | } | |
448 | ||
6aa8b732 AK |
449 | #define MAX_INST_SIZE 15 |
450 | ||
6aa8b732 AK |
451 | static inline void clgi(void) |
452 | { | |
4ecac3fd | 453 | asm volatile (__ex(SVM_CLGI)); |
6aa8b732 AK |
454 | } |
455 | ||
456 | static inline void stgi(void) | |
457 | { | |
4ecac3fd | 458 | asm volatile (__ex(SVM_STGI)); |
6aa8b732 AK |
459 | } |
460 | ||
461 | static inline void invlpga(unsigned long addr, u32 asid) | |
462 | { | |
e0231715 | 463 | asm volatile (__ex(SVM_INVLPGA) : : "a"(addr), "c"(asid)); |
6aa8b732 AK |
464 | } |
465 | ||
4b16184c JR |
466 | static int get_npt_level(void) |
467 | { | |
468 | #ifdef CONFIG_X86_64 | |
469 | return PT64_ROOT_LEVEL; | |
470 | #else | |
471 | return PT32E_ROOT_LEVEL; | |
472 | #endif | |
473 | } | |
474 | ||
6aa8b732 AK |
475 | static void svm_set_efer(struct kvm_vcpu *vcpu, u64 efer) |
476 | { | |
6dc696d4 | 477 | vcpu->arch.efer = efer; |
709ddebf | 478 | if (!npt_enabled && !(efer & EFER_LMA)) |
2b5203ee | 479 | efer &= ~EFER_LME; |
6aa8b732 | 480 | |
9962d032 | 481 | to_svm(vcpu)->vmcb->save.efer = efer | EFER_SVME; |
dcca1a65 | 482 | mark_dirty(to_svm(vcpu)->vmcb, VMCB_CR); |
6aa8b732 AK |
483 | } |
484 | ||
6aa8b732 AK |
485 | static int is_external_interrupt(u32 info) |
486 | { | |
487 | info &= SVM_EVTINJ_TYPE_MASK | SVM_EVTINJ_VALID; | |
488 | return info == (SVM_EVTINJ_VALID | SVM_EVTINJ_TYPE_INTR); | |
489 | } | |
490 | ||
37ccdcbe | 491 | static u32 svm_get_interrupt_shadow(struct kvm_vcpu *vcpu) |
2809f5d2 GC |
492 | { |
493 | struct vcpu_svm *svm = to_svm(vcpu); | |
494 | u32 ret = 0; | |
495 | ||
496 | if (svm->vmcb->control.int_state & SVM_INTERRUPT_SHADOW_MASK) | |
37ccdcbe PB |
497 | ret = KVM_X86_SHADOW_INT_STI | KVM_X86_SHADOW_INT_MOV_SS; |
498 | return ret; | |
2809f5d2 GC |
499 | } |
500 | ||
501 | static void svm_set_interrupt_shadow(struct kvm_vcpu *vcpu, int mask) | |
502 | { | |
503 | struct vcpu_svm *svm = to_svm(vcpu); | |
504 | ||
505 | if (mask == 0) | |
506 | svm->vmcb->control.int_state &= ~SVM_INTERRUPT_SHADOW_MASK; | |
507 | else | |
508 | svm->vmcb->control.int_state |= SVM_INTERRUPT_SHADOW_MASK; | |
509 | ||
510 | } | |
511 | ||
6aa8b732 AK |
512 | static void skip_emulated_instruction(struct kvm_vcpu *vcpu) |
513 | { | |
a2fa3e9f GH |
514 | struct vcpu_svm *svm = to_svm(vcpu); |
515 | ||
f104765b BD |
516 | if (svm->vmcb->control.next_rip != 0) { |
517 | WARN_ON(!static_cpu_has(X86_FEATURE_NRIPS)); | |
6bc31bdc | 518 | svm->next_rip = svm->vmcb->control.next_rip; |
f104765b | 519 | } |
6bc31bdc | 520 | |
a2fa3e9f | 521 | if (!svm->next_rip) { |
51d8b661 | 522 | if (emulate_instruction(vcpu, EMULTYPE_SKIP) != |
f629cf84 GN |
523 | EMULATE_DONE) |
524 | printk(KERN_DEBUG "%s: NOP\n", __func__); | |
6aa8b732 AK |
525 | return; |
526 | } | |
5fdbf976 MT |
527 | if (svm->next_rip - kvm_rip_read(vcpu) > MAX_INST_SIZE) |
528 | printk(KERN_ERR "%s: ip 0x%lx next 0x%llx\n", | |
529 | __func__, kvm_rip_read(vcpu), svm->next_rip); | |
6aa8b732 | 530 | |
5fdbf976 | 531 | kvm_rip_write(vcpu, svm->next_rip); |
2809f5d2 | 532 | svm_set_interrupt_shadow(vcpu, 0); |
6aa8b732 AK |
533 | } |
534 | ||
116a4752 | 535 | static void svm_queue_exception(struct kvm_vcpu *vcpu, unsigned nr, |
ce7ddec4 JR |
536 | bool has_error_code, u32 error_code, |
537 | bool reinject) | |
116a4752 JK |
538 | { |
539 | struct vcpu_svm *svm = to_svm(vcpu); | |
540 | ||
e0231715 JR |
541 | /* |
542 | * If we are within a nested VM we'd better #VMEXIT and let the guest | |
543 | * handle the exception | |
544 | */ | |
ce7ddec4 JR |
545 | if (!reinject && |
546 | nested_svm_check_exception(svm, nr, has_error_code, error_code)) | |
116a4752 JK |
547 | return; |
548 | ||
2a6b20b8 | 549 | if (nr == BP_VECTOR && !static_cpu_has(X86_FEATURE_NRIPS)) { |
66b7138f JK |
550 | unsigned long rip, old_rip = kvm_rip_read(&svm->vcpu); |
551 | ||
552 | /* | |
553 | * For guest debugging where we have to reinject #BP if some | |
554 | * INT3 is guest-owned: | |
555 | * Emulate nRIP by moving RIP forward. Will fail if injection | |
556 | * raises a fault that is not intercepted. Still better than | |
557 | * failing in all cases. | |
558 | */ | |
559 | skip_emulated_instruction(&svm->vcpu); | |
560 | rip = kvm_rip_read(&svm->vcpu); | |
561 | svm->int3_rip = rip + svm->vmcb->save.cs.base; | |
562 | svm->int3_injected = rip - old_rip; | |
563 | } | |
564 | ||
116a4752 JK |
565 | svm->vmcb->control.event_inj = nr |
566 | | SVM_EVTINJ_VALID | |
567 | | (has_error_code ? SVM_EVTINJ_VALID_ERR : 0) | |
568 | | SVM_EVTINJ_TYPE_EXEPT; | |
569 | svm->vmcb->control.event_inj_err = error_code; | |
570 | } | |
571 | ||
67ec6607 JR |
572 | static void svm_init_erratum_383(void) |
573 | { | |
574 | u32 low, high; | |
575 | int err; | |
576 | u64 val; | |
577 | ||
e6ee94d5 | 578 | if (!static_cpu_has_bug(X86_BUG_AMD_TLB_MMATCH)) |
67ec6607 JR |
579 | return; |
580 | ||
581 | /* Use _safe variants to not break nested virtualization */ | |
582 | val = native_read_msr_safe(MSR_AMD64_DC_CFG, &err); | |
583 | if (err) | |
584 | return; | |
585 | ||
586 | val |= (1ULL << 47); | |
587 | ||
588 | low = lower_32_bits(val); | |
589 | high = upper_32_bits(val); | |
590 | ||
591 | native_write_msr_safe(MSR_AMD64_DC_CFG, low, high); | |
592 | ||
593 | erratum_383_found = true; | |
594 | } | |
595 | ||
2b036c6b BO |
596 | static void svm_init_osvw(struct kvm_vcpu *vcpu) |
597 | { | |
598 | /* | |
599 | * Guests should see errata 400 and 415 as fixed (assuming that | |
600 | * HLT and IO instructions are intercepted). | |
601 | */ | |
602 | vcpu->arch.osvw.length = (osvw_len >= 3) ? (osvw_len) : 3; | |
603 | vcpu->arch.osvw.status = osvw_status & ~(6ULL); | |
604 | ||
605 | /* | |
606 | * By increasing VCPU's osvw.length to 3 we are telling the guest that | |
607 | * all osvw.status bits inside that length, including bit 0 (which is | |
608 | * reserved for erratum 298), are valid. However, if host processor's | |
609 | * osvw_len is 0 then osvw_status[0] carries no information. We need to | |
610 | * be conservative here and therefore we tell the guest that erratum 298 | |
611 | * is present (because we really don't know). | |
612 | */ | |
613 | if (osvw_len == 0 && boot_cpu_data.x86 == 0x10) | |
614 | vcpu->arch.osvw.status |= 1; | |
615 | } | |
616 | ||
6aa8b732 AK |
617 | static int has_svm(void) |
618 | { | |
63d1142f | 619 | const char *msg; |
6aa8b732 | 620 | |
63d1142f | 621 | if (!cpu_has_svm(&msg)) { |
ff81ff10 | 622 | printk(KERN_INFO "has_svm: %s\n", msg); |
6aa8b732 AK |
623 | return 0; |
624 | } | |
625 | ||
6aa8b732 AK |
626 | return 1; |
627 | } | |
628 | ||
13a34e06 | 629 | static void svm_hardware_disable(void) |
6aa8b732 | 630 | { |
fbc0db76 JR |
631 | /* Make sure we clean up behind us */ |
632 | if (static_cpu_has(X86_FEATURE_TSCRATEMSR)) | |
633 | wrmsrl(MSR_AMD64_TSC_RATIO, TSC_RATIO_DEFAULT); | |
634 | ||
2c8dceeb | 635 | cpu_svm_disable(); |
1018faa6 JR |
636 | |
637 | amd_pmu_disable_virt(); | |
6aa8b732 AK |
638 | } |
639 | ||
13a34e06 | 640 | static int svm_hardware_enable(void) |
6aa8b732 AK |
641 | { |
642 | ||
0fe1e009 | 643 | struct svm_cpu_data *sd; |
6aa8b732 | 644 | uint64_t efer; |
89a27f4d | 645 | struct desc_ptr gdt_descr; |
6aa8b732 AK |
646 | struct desc_struct *gdt; |
647 | int me = raw_smp_processor_id(); | |
648 | ||
10474ae8 AG |
649 | rdmsrl(MSR_EFER, efer); |
650 | if (efer & EFER_SVME) | |
651 | return -EBUSY; | |
652 | ||
6aa8b732 | 653 | if (!has_svm()) { |
1f5b77f5 | 654 | pr_err("%s: err EOPNOTSUPP on %d\n", __func__, me); |
10474ae8 | 655 | return -EINVAL; |
6aa8b732 | 656 | } |
0fe1e009 | 657 | sd = per_cpu(svm_data, me); |
0fe1e009 | 658 | if (!sd) { |
1f5b77f5 | 659 | pr_err("%s: svm_data is NULL on %d\n", __func__, me); |
10474ae8 | 660 | return -EINVAL; |
6aa8b732 AK |
661 | } |
662 | ||
0fe1e009 TH |
663 | sd->asid_generation = 1; |
664 | sd->max_asid = cpuid_ebx(SVM_CPUID_FUNC) - 1; | |
665 | sd->next_asid = sd->max_asid + 1; | |
6aa8b732 | 666 | |
d6ab1ed4 | 667 | native_store_gdt(&gdt_descr); |
89a27f4d | 668 | gdt = (struct desc_struct *)gdt_descr.address; |
0fe1e009 | 669 | sd->tss_desc = (struct kvm_ldttss_desc *)(gdt + GDT_ENTRY_TSS); |
6aa8b732 | 670 | |
9962d032 | 671 | wrmsrl(MSR_EFER, efer | EFER_SVME); |
6aa8b732 | 672 | |
d0316554 | 673 | wrmsrl(MSR_VM_HSAVE_PA, page_to_pfn(sd->save_area) << PAGE_SHIFT); |
10474ae8 | 674 | |
fbc0db76 JR |
675 | if (static_cpu_has(X86_FEATURE_TSCRATEMSR)) { |
676 | wrmsrl(MSR_AMD64_TSC_RATIO, TSC_RATIO_DEFAULT); | |
89cbc767 | 677 | __this_cpu_write(current_tsc_ratio, TSC_RATIO_DEFAULT); |
fbc0db76 JR |
678 | } |
679 | ||
2b036c6b BO |
680 | |
681 | /* | |
682 | * Get OSVW bits. | |
683 | * | |
684 | * Note that it is possible to have a system with mixed processor | |
685 | * revisions and therefore different OSVW bits. If bits are not the same | |
686 | * on different processors then choose the worst case (i.e. if erratum | |
687 | * is present on one processor and not on another then assume that the | |
688 | * erratum is present everywhere). | |
689 | */ | |
690 | if (cpu_has(&boot_cpu_data, X86_FEATURE_OSVW)) { | |
691 | uint64_t len, status = 0; | |
692 | int err; | |
693 | ||
694 | len = native_read_msr_safe(MSR_AMD64_OSVW_ID_LENGTH, &err); | |
695 | if (!err) | |
696 | status = native_read_msr_safe(MSR_AMD64_OSVW_STATUS, | |
697 | &err); | |
698 | ||
699 | if (err) | |
700 | osvw_status = osvw_len = 0; | |
701 | else { | |
702 | if (len < osvw_len) | |
703 | osvw_len = len; | |
704 | osvw_status |= status; | |
705 | osvw_status &= (1ULL << osvw_len) - 1; | |
706 | } | |
707 | } else | |
708 | osvw_status = osvw_len = 0; | |
709 | ||
67ec6607 JR |
710 | svm_init_erratum_383(); |
711 | ||
1018faa6 JR |
712 | amd_pmu_enable_virt(); |
713 | ||
10474ae8 | 714 | return 0; |
6aa8b732 AK |
715 | } |
716 | ||
0da1db75 JR |
717 | static void svm_cpu_uninit(int cpu) |
718 | { | |
0fe1e009 | 719 | struct svm_cpu_data *sd = per_cpu(svm_data, raw_smp_processor_id()); |
0da1db75 | 720 | |
0fe1e009 | 721 | if (!sd) |
0da1db75 JR |
722 | return; |
723 | ||
724 | per_cpu(svm_data, raw_smp_processor_id()) = NULL; | |
0fe1e009 TH |
725 | __free_page(sd->save_area); |
726 | kfree(sd); | |
0da1db75 JR |
727 | } |
728 | ||
6aa8b732 AK |
729 | static int svm_cpu_init(int cpu) |
730 | { | |
0fe1e009 | 731 | struct svm_cpu_data *sd; |
6aa8b732 AK |
732 | int r; |
733 | ||
0fe1e009 TH |
734 | sd = kzalloc(sizeof(struct svm_cpu_data), GFP_KERNEL); |
735 | if (!sd) | |
6aa8b732 | 736 | return -ENOMEM; |
0fe1e009 TH |
737 | sd->cpu = cpu; |
738 | sd->save_area = alloc_page(GFP_KERNEL); | |
6aa8b732 | 739 | r = -ENOMEM; |
0fe1e009 | 740 | if (!sd->save_area) |
6aa8b732 AK |
741 | goto err_1; |
742 | ||
0fe1e009 | 743 | per_cpu(svm_data, cpu) = sd; |
6aa8b732 AK |
744 | |
745 | return 0; | |
746 | ||
747 | err_1: | |
0fe1e009 | 748 | kfree(sd); |
6aa8b732 AK |
749 | return r; |
750 | ||
751 | } | |
752 | ||
ac72a9b7 JR |
753 | static bool valid_msr_intercept(u32 index) |
754 | { | |
755 | int i; | |
756 | ||
757 | for (i = 0; direct_access_msrs[i].index != MSR_INVALID; i++) | |
758 | if (direct_access_msrs[i].index == index) | |
759 | return true; | |
760 | ||
761 | return false; | |
762 | } | |
763 | ||
bfc733a7 RR |
764 | static void set_msr_interception(u32 *msrpm, unsigned msr, |
765 | int read, int write) | |
6aa8b732 | 766 | { |
455716fa JR |
767 | u8 bit_read, bit_write; |
768 | unsigned long tmp; | |
769 | u32 offset; | |
6aa8b732 | 770 | |
ac72a9b7 JR |
771 | /* |
772 | * If this warning triggers extend the direct_access_msrs list at the | |
773 | * beginning of the file | |
774 | */ | |
775 | WARN_ON(!valid_msr_intercept(msr)); | |
776 | ||
455716fa JR |
777 | offset = svm_msrpm_offset(msr); |
778 | bit_read = 2 * (msr & 0x0f); | |
779 | bit_write = 2 * (msr & 0x0f) + 1; | |
780 | tmp = msrpm[offset]; | |
781 | ||
782 | BUG_ON(offset == MSR_INVALID); | |
783 | ||
784 | read ? clear_bit(bit_read, &tmp) : set_bit(bit_read, &tmp); | |
785 | write ? clear_bit(bit_write, &tmp) : set_bit(bit_write, &tmp); | |
786 | ||
787 | msrpm[offset] = tmp; | |
6aa8b732 AK |
788 | } |
789 | ||
f65c229c | 790 | static void svm_vcpu_init_msrpm(u32 *msrpm) |
6aa8b732 AK |
791 | { |
792 | int i; | |
793 | ||
f65c229c JR |
794 | memset(msrpm, 0xff, PAGE_SIZE * (1 << MSRPM_ALLOC_ORDER)); |
795 | ||
ac72a9b7 JR |
796 | for (i = 0; direct_access_msrs[i].index != MSR_INVALID; i++) { |
797 | if (!direct_access_msrs[i].always) | |
798 | continue; | |
799 | ||
800 | set_msr_interception(msrpm, direct_access_msrs[i].index, 1, 1); | |
801 | } | |
f65c229c JR |
802 | } |
803 | ||
323c3d80 JR |
804 | static void add_msr_offset(u32 offset) |
805 | { | |
806 | int i; | |
807 | ||
808 | for (i = 0; i < MSRPM_OFFSETS; ++i) { | |
809 | ||
810 | /* Offset already in list? */ | |
811 | if (msrpm_offsets[i] == offset) | |
bfc733a7 | 812 | return; |
323c3d80 JR |
813 | |
814 | /* Slot used by another offset? */ | |
815 | if (msrpm_offsets[i] != MSR_INVALID) | |
816 | continue; | |
817 | ||
818 | /* Add offset to list */ | |
819 | msrpm_offsets[i] = offset; | |
820 | ||
821 | return; | |
6aa8b732 | 822 | } |
323c3d80 JR |
823 | |
824 | /* | |
825 | * If this BUG triggers the msrpm_offsets table has an overflow. Just | |
826 | * increase MSRPM_OFFSETS in this case. | |
827 | */ | |
bfc733a7 | 828 | BUG(); |
6aa8b732 AK |
829 | } |
830 | ||
323c3d80 | 831 | static void init_msrpm_offsets(void) |
f65c229c | 832 | { |
323c3d80 | 833 | int i; |
f65c229c | 834 | |
323c3d80 JR |
835 | memset(msrpm_offsets, 0xff, sizeof(msrpm_offsets)); |
836 | ||
837 | for (i = 0; direct_access_msrs[i].index != MSR_INVALID; i++) { | |
838 | u32 offset; | |
839 | ||
840 | offset = svm_msrpm_offset(direct_access_msrs[i].index); | |
841 | BUG_ON(offset == MSR_INVALID); | |
842 | ||
843 | add_msr_offset(offset); | |
844 | } | |
f65c229c JR |
845 | } |
846 | ||
24e09cbf JR |
847 | static void svm_enable_lbrv(struct vcpu_svm *svm) |
848 | { | |
849 | u32 *msrpm = svm->msrpm; | |
850 | ||
851 | svm->vmcb->control.lbr_ctl = 1; | |
852 | set_msr_interception(msrpm, MSR_IA32_LASTBRANCHFROMIP, 1, 1); | |
853 | set_msr_interception(msrpm, MSR_IA32_LASTBRANCHTOIP, 1, 1); | |
854 | set_msr_interception(msrpm, MSR_IA32_LASTINTFROMIP, 1, 1); | |
855 | set_msr_interception(msrpm, MSR_IA32_LASTINTTOIP, 1, 1); | |
856 | } | |
857 | ||
858 | static void svm_disable_lbrv(struct vcpu_svm *svm) | |
859 | { | |
860 | u32 *msrpm = svm->msrpm; | |
861 | ||
862 | svm->vmcb->control.lbr_ctl = 0; | |
863 | set_msr_interception(msrpm, MSR_IA32_LASTBRANCHFROMIP, 0, 0); | |
864 | set_msr_interception(msrpm, MSR_IA32_LASTBRANCHTOIP, 0, 0); | |
865 | set_msr_interception(msrpm, MSR_IA32_LASTINTFROMIP, 0, 0); | |
866 | set_msr_interception(msrpm, MSR_IA32_LASTINTTOIP, 0, 0); | |
867 | } | |
868 | ||
3c2e7f7d PB |
869 | #define MTRR_TYPE_UC_MINUS 7 |
870 | #define MTRR2PROTVAL_INVALID 0xff | |
871 | ||
872 | static u8 mtrr2protval[8]; | |
873 | ||
874 | static u8 fallback_mtrr_type(int mtrr) | |
875 | { | |
876 | /* | |
877 | * WT and WP aren't always available in the host PAT. Treat | |
878 | * them as UC and UC- respectively. Everything else should be | |
879 | * there. | |
880 | */ | |
881 | switch (mtrr) | |
882 | { | |
883 | case MTRR_TYPE_WRTHROUGH: | |
884 | return MTRR_TYPE_UNCACHABLE; | |
885 | case MTRR_TYPE_WRPROT: | |
886 | return MTRR_TYPE_UC_MINUS; | |
887 | default: | |
888 | BUG(); | |
889 | } | |
890 | } | |
891 | ||
892 | static void build_mtrr2protval(void) | |
893 | { | |
894 | int i; | |
895 | u64 pat; | |
896 | ||
897 | for (i = 0; i < 8; i++) | |
898 | mtrr2protval[i] = MTRR2PROTVAL_INVALID; | |
899 | ||
900 | /* Ignore the invalid MTRR types. */ | |
901 | mtrr2protval[2] = 0; | |
902 | mtrr2protval[3] = 0; | |
903 | ||
904 | /* | |
905 | * Use host PAT value to figure out the mapping from guest MTRR | |
906 | * values to nested page table PAT/PCD/PWT values. We do not | |
907 | * want to change the host PAT value every time we enter the | |
908 | * guest. | |
909 | */ | |
910 | rdmsrl(MSR_IA32_CR_PAT, pat); | |
911 | for (i = 0; i < 8; i++) { | |
912 | u8 mtrr = pat >> (8 * i); | |
913 | ||
914 | if (mtrr2protval[mtrr] == MTRR2PROTVAL_INVALID) | |
915 | mtrr2protval[mtrr] = __cm_idx2pte(i); | |
916 | } | |
917 | ||
918 | for (i = 0; i < 8; i++) { | |
919 | if (mtrr2protval[i] == MTRR2PROTVAL_INVALID) { | |
920 | u8 fallback = fallback_mtrr_type(i); | |
921 | mtrr2protval[i] = mtrr2protval[fallback]; | |
922 | BUG_ON(mtrr2protval[i] == MTRR2PROTVAL_INVALID); | |
923 | } | |
924 | } | |
925 | } | |
926 | ||
6aa8b732 AK |
927 | static __init int svm_hardware_setup(void) |
928 | { | |
929 | int cpu; | |
930 | struct page *iopm_pages; | |
f65c229c | 931 | void *iopm_va; |
6aa8b732 AK |
932 | int r; |
933 | ||
6aa8b732 AK |
934 | iopm_pages = alloc_pages(GFP_KERNEL, IOPM_ALLOC_ORDER); |
935 | ||
936 | if (!iopm_pages) | |
937 | return -ENOMEM; | |
c8681339 AL |
938 | |
939 | iopm_va = page_address(iopm_pages); | |
940 | memset(iopm_va, 0xff, PAGE_SIZE * (1 << IOPM_ALLOC_ORDER)); | |
6aa8b732 AK |
941 | iopm_base = page_to_pfn(iopm_pages) << PAGE_SHIFT; |
942 | ||
323c3d80 JR |
943 | init_msrpm_offsets(); |
944 | ||
50a37eb4 JR |
945 | if (boot_cpu_has(X86_FEATURE_NX)) |
946 | kvm_enable_efer_bits(EFER_NX); | |
947 | ||
1b2fd70c AG |
948 | if (boot_cpu_has(X86_FEATURE_FXSR_OPT)) |
949 | kvm_enable_efer_bits(EFER_FFXSR); | |
950 | ||
92a1f12d JR |
951 | if (boot_cpu_has(X86_FEATURE_TSCRATEMSR)) { |
952 | u64 max; | |
953 | ||
954 | kvm_has_tsc_control = true; | |
955 | ||
956 | /* | |
957 | * Make sure the user can only configure tsc_khz values that | |
958 | * fit into a signed integer. | |
959 | * A min value is not calculated needed because it will always | |
960 | * be 1 on all machines and a value of 0 is used to disable | |
961 | * tsc-scaling for the vcpu. | |
962 | */ | |
963 | max = min(0x7fffffffULL, __scale_tsc(tsc_khz, TSC_RATIO_MAX)); | |
964 | ||
965 | kvm_max_guest_tsc_khz = max; | |
966 | } | |
967 | ||
236de055 AG |
968 | if (nested) { |
969 | printk(KERN_INFO "kvm: Nested Virtualization enabled\n"); | |
eec4b140 | 970 | kvm_enable_efer_bits(EFER_SVME | EFER_LMSLE); |
236de055 AG |
971 | } |
972 | ||
3230bb47 | 973 | for_each_possible_cpu(cpu) { |
6aa8b732 AK |
974 | r = svm_cpu_init(cpu); |
975 | if (r) | |
f65c229c | 976 | goto err; |
6aa8b732 | 977 | } |
33bd6a0b | 978 | |
2a6b20b8 | 979 | if (!boot_cpu_has(X86_FEATURE_NPT)) |
e3da3acd JR |
980 | npt_enabled = false; |
981 | ||
6c7dac72 JR |
982 | if (npt_enabled && !npt) { |
983 | printk(KERN_INFO "kvm: Nested Paging disabled\n"); | |
984 | npt_enabled = false; | |
985 | } | |
986 | ||
18552672 | 987 | if (npt_enabled) { |
e3da3acd | 988 | printk(KERN_INFO "kvm: Nested Paging enabled\n"); |
18552672 | 989 | kvm_enable_tdp(); |
5f4cb662 JR |
990 | } else |
991 | kvm_disable_tdp(); | |
e3da3acd | 992 | |
3c2e7f7d | 993 | build_mtrr2protval(); |
6aa8b732 AK |
994 | return 0; |
995 | ||
f65c229c | 996 | err: |
6aa8b732 AK |
997 | __free_pages(iopm_pages, IOPM_ALLOC_ORDER); |
998 | iopm_base = 0; | |
999 | return r; | |
1000 | } | |
1001 | ||
1002 | static __exit void svm_hardware_unsetup(void) | |
1003 | { | |
0da1db75 JR |
1004 | int cpu; |
1005 | ||
3230bb47 | 1006 | for_each_possible_cpu(cpu) |
0da1db75 JR |
1007 | svm_cpu_uninit(cpu); |
1008 | ||
6aa8b732 | 1009 | __free_pages(pfn_to_page(iopm_base >> PAGE_SHIFT), IOPM_ALLOC_ORDER); |
f65c229c | 1010 | iopm_base = 0; |
6aa8b732 AK |
1011 | } |
1012 | ||
1013 | static void init_seg(struct vmcb_seg *seg) | |
1014 | { | |
1015 | seg->selector = 0; | |
1016 | seg->attrib = SVM_SELECTOR_P_MASK | SVM_SELECTOR_S_MASK | | |
e0231715 | 1017 | SVM_SELECTOR_WRITE_MASK; /* Read/Write Data Segment */ |
6aa8b732 AK |
1018 | seg->limit = 0xffff; |
1019 | seg->base = 0; | |
1020 | } | |
1021 | ||
1022 | static void init_sys_seg(struct vmcb_seg *seg, uint32_t type) | |
1023 | { | |
1024 | seg->selector = 0; | |
1025 | seg->attrib = SVM_SELECTOR_P_MASK | type; | |
1026 | seg->limit = 0xffff; | |
1027 | seg->base = 0; | |
1028 | } | |
1029 | ||
fbc0db76 JR |
1030 | static u64 __scale_tsc(u64 ratio, u64 tsc) |
1031 | { | |
1032 | u64 mult, frac, _tsc; | |
1033 | ||
1034 | mult = ratio >> 32; | |
1035 | frac = ratio & ((1ULL << 32) - 1); | |
1036 | ||
1037 | _tsc = tsc; | |
1038 | _tsc *= mult; | |
1039 | _tsc += (tsc >> 32) * frac; | |
1040 | _tsc += ((tsc & ((1ULL << 32) - 1)) * frac) >> 32; | |
1041 | ||
1042 | return _tsc; | |
1043 | } | |
1044 | ||
1045 | static u64 svm_scale_tsc(struct kvm_vcpu *vcpu, u64 tsc) | |
1046 | { | |
1047 | struct vcpu_svm *svm = to_svm(vcpu); | |
1048 | u64 _tsc = tsc; | |
1049 | ||
1050 | if (svm->tsc_ratio != TSC_RATIO_DEFAULT) | |
1051 | _tsc = __scale_tsc(svm->tsc_ratio, tsc); | |
1052 | ||
1053 | return _tsc; | |
1054 | } | |
1055 | ||
cc578287 | 1056 | static void svm_set_tsc_khz(struct kvm_vcpu *vcpu, u32 user_tsc_khz, bool scale) |
4051b188 JR |
1057 | { |
1058 | struct vcpu_svm *svm = to_svm(vcpu); | |
1059 | u64 ratio; | |
1060 | u64 khz; | |
1061 | ||
cc578287 ZA |
1062 | /* Guest TSC same frequency as host TSC? */ |
1063 | if (!scale) { | |
1064 | svm->tsc_ratio = TSC_RATIO_DEFAULT; | |
4051b188 | 1065 | return; |
cc578287 | 1066 | } |
4051b188 | 1067 | |
cc578287 ZA |
1068 | /* TSC scaling supported? */ |
1069 | if (!boot_cpu_has(X86_FEATURE_TSCRATEMSR)) { | |
1070 | if (user_tsc_khz > tsc_khz) { | |
1071 | vcpu->arch.tsc_catchup = 1; | |
1072 | vcpu->arch.tsc_always_catchup = 1; | |
1073 | } else | |
1074 | WARN(1, "user requested TSC rate below hardware speed\n"); | |
4051b188 JR |
1075 | return; |
1076 | } | |
1077 | ||
1078 | khz = user_tsc_khz; | |
1079 | ||
1080 | /* TSC scaling required - calculate ratio */ | |
1081 | ratio = khz << 32; | |
1082 | do_div(ratio, tsc_khz); | |
1083 | ||
1084 | if (ratio == 0 || ratio & TSC_RATIO_RSVD) { | |
1085 | WARN_ONCE(1, "Invalid TSC ratio - virtual-tsc-khz=%u\n", | |
1086 | user_tsc_khz); | |
1087 | return; | |
1088 | } | |
4051b188 JR |
1089 | svm->tsc_ratio = ratio; |
1090 | } | |
1091 | ||
ba904635 WA |
1092 | static u64 svm_read_tsc_offset(struct kvm_vcpu *vcpu) |
1093 | { | |
1094 | struct vcpu_svm *svm = to_svm(vcpu); | |
1095 | ||
1096 | return svm->vmcb->control.tsc_offset; | |
1097 | } | |
1098 | ||
f4e1b3c8 ZA |
1099 | static void svm_write_tsc_offset(struct kvm_vcpu *vcpu, u64 offset) |
1100 | { | |
1101 | struct vcpu_svm *svm = to_svm(vcpu); | |
1102 | u64 g_tsc_offset = 0; | |
1103 | ||
2030753d | 1104 | if (is_guest_mode(vcpu)) { |
f4e1b3c8 ZA |
1105 | g_tsc_offset = svm->vmcb->control.tsc_offset - |
1106 | svm->nested.hsave->control.tsc_offset; | |
1107 | svm->nested.hsave->control.tsc_offset = offset; | |
489223ed YY |
1108 | } else |
1109 | trace_kvm_write_tsc_offset(vcpu->vcpu_id, | |
1110 | svm->vmcb->control.tsc_offset, | |
1111 | offset); | |
f4e1b3c8 ZA |
1112 | |
1113 | svm->vmcb->control.tsc_offset = offset + g_tsc_offset; | |
116a0a23 JR |
1114 | |
1115 | mark_dirty(svm->vmcb, VMCB_INTERCEPTS); | |
f4e1b3c8 ZA |
1116 | } |
1117 | ||
f1e2b260 | 1118 | static void svm_adjust_tsc_offset(struct kvm_vcpu *vcpu, s64 adjustment, bool host) |
e48672fa ZA |
1119 | { |
1120 | struct vcpu_svm *svm = to_svm(vcpu); | |
1121 | ||
d913b904 CA |
1122 | if (host) { |
1123 | if (svm->tsc_ratio != TSC_RATIO_DEFAULT) | |
1124 | WARN_ON(adjustment < 0); | |
1125 | adjustment = svm_scale_tsc(vcpu, (u64)adjustment); | |
1126 | } | |
f1e2b260 | 1127 | |
e48672fa | 1128 | svm->vmcb->control.tsc_offset += adjustment; |
2030753d | 1129 | if (is_guest_mode(vcpu)) |
e48672fa | 1130 | svm->nested.hsave->control.tsc_offset += adjustment; |
489223ed YY |
1131 | else |
1132 | trace_kvm_write_tsc_offset(vcpu->vcpu_id, | |
1133 | svm->vmcb->control.tsc_offset - adjustment, | |
1134 | svm->vmcb->control.tsc_offset); | |
1135 | ||
116a0a23 | 1136 | mark_dirty(svm->vmcb, VMCB_INTERCEPTS); |
e48672fa ZA |
1137 | } |
1138 | ||
857e4099 JR |
1139 | static u64 svm_compute_tsc_offset(struct kvm_vcpu *vcpu, u64 target_tsc) |
1140 | { | |
1141 | u64 tsc; | |
1142 | ||
4ea1636b | 1143 | tsc = svm_scale_tsc(vcpu, rdtsc()); |
857e4099 JR |
1144 | |
1145 | return target_tsc - tsc; | |
1146 | } | |
1147 | ||
3c2e7f7d PB |
1148 | static void svm_set_guest_pat(struct vcpu_svm *svm, u64 *g_pat) |
1149 | { | |
1150 | struct kvm_vcpu *vcpu = &svm->vcpu; | |
1151 | ||
1152 | /* Unlike Intel, AMD takes the guest's CR0.CD into account. | |
1153 | * | |
1154 | * AMD does not have IPAT. To emulate it for the case of guests | |
1155 | * with no assigned devices, just set everything to WB. If guests | |
1156 | * have assigned devices, however, we cannot force WB for RAM | |
1157 | * pages only, so use the guest PAT directly. | |
1158 | */ | |
1159 | if (!kvm_arch_has_assigned_device(vcpu->kvm)) | |
1160 | *g_pat = 0x0606060606060606; | |
1161 | else | |
1162 | *g_pat = vcpu->arch.pat; | |
1163 | } | |
1164 | ||
1165 | static u64 svm_get_mt_mask(struct kvm_vcpu *vcpu, gfn_t gfn, bool is_mmio) | |
1166 | { | |
1167 | u8 mtrr; | |
1168 | ||
1169 | /* | |
606decd6 | 1170 | * 1. MMIO: always map as UC |
3c2e7f7d PB |
1171 | * 2. No passthrough: always map as WB, and force guest PAT to WB as well |
1172 | * 3. Passthrough: can't guarantee the result, try to trust guest. | |
1173 | */ | |
606decd6 PB |
1174 | if (is_mmio) |
1175 | return _PAGE_NOCACHE; | |
1176 | ||
1177 | if (!kvm_arch_has_assigned_device(vcpu->kvm)) | |
3c2e7f7d PB |
1178 | return 0; |
1179 | ||
1180 | mtrr = kvm_mtrr_get_guest_memory_type(vcpu, gfn); | |
1181 | return mtrr2protval[mtrr]; | |
1182 | } | |
1183 | ||
d28bc9dd | 1184 | static void init_vmcb(struct vcpu_svm *svm, bool init_event) |
6aa8b732 | 1185 | { |
e6101a96 JR |
1186 | struct vmcb_control_area *control = &svm->vmcb->control; |
1187 | struct vmcb_save_area *save = &svm->vmcb->save; | |
6aa8b732 | 1188 | |
bff78274 | 1189 | svm->vcpu.fpu_active = 1; |
4ee546b4 | 1190 | svm->vcpu.arch.hflags = 0; |
bff78274 | 1191 | |
4ee546b4 RJ |
1192 | set_cr_intercept(svm, INTERCEPT_CR0_READ); |
1193 | set_cr_intercept(svm, INTERCEPT_CR3_READ); | |
1194 | set_cr_intercept(svm, INTERCEPT_CR4_READ); | |
1195 | set_cr_intercept(svm, INTERCEPT_CR0_WRITE); | |
1196 | set_cr_intercept(svm, INTERCEPT_CR3_WRITE); | |
1197 | set_cr_intercept(svm, INTERCEPT_CR4_WRITE); | |
1198 | set_cr_intercept(svm, INTERCEPT_CR8_WRITE); | |
6aa8b732 | 1199 | |
5315c716 | 1200 | set_dr_intercepts(svm); |
6aa8b732 | 1201 | |
18c918c5 JR |
1202 | set_exception_intercept(svm, PF_VECTOR); |
1203 | set_exception_intercept(svm, UD_VECTOR); | |
1204 | set_exception_intercept(svm, MC_VECTOR); | |
6aa8b732 | 1205 | |
8a05a1b8 JR |
1206 | set_intercept(svm, INTERCEPT_INTR); |
1207 | set_intercept(svm, INTERCEPT_NMI); | |
1208 | set_intercept(svm, INTERCEPT_SMI); | |
1209 | set_intercept(svm, INTERCEPT_SELECTIVE_CR0); | |
332b56e4 | 1210 | set_intercept(svm, INTERCEPT_RDPMC); |
8a05a1b8 JR |
1211 | set_intercept(svm, INTERCEPT_CPUID); |
1212 | set_intercept(svm, INTERCEPT_INVD); | |
1213 | set_intercept(svm, INTERCEPT_HLT); | |
1214 | set_intercept(svm, INTERCEPT_INVLPG); | |
1215 | set_intercept(svm, INTERCEPT_INVLPGA); | |
1216 | set_intercept(svm, INTERCEPT_IOIO_PROT); | |
1217 | set_intercept(svm, INTERCEPT_MSR_PROT); | |
1218 | set_intercept(svm, INTERCEPT_TASK_SWITCH); | |
1219 | set_intercept(svm, INTERCEPT_SHUTDOWN); | |
1220 | set_intercept(svm, INTERCEPT_VMRUN); | |
1221 | set_intercept(svm, INTERCEPT_VMMCALL); | |
1222 | set_intercept(svm, INTERCEPT_VMLOAD); | |
1223 | set_intercept(svm, INTERCEPT_VMSAVE); | |
1224 | set_intercept(svm, INTERCEPT_STGI); | |
1225 | set_intercept(svm, INTERCEPT_CLGI); | |
1226 | set_intercept(svm, INTERCEPT_SKINIT); | |
1227 | set_intercept(svm, INTERCEPT_WBINVD); | |
1228 | set_intercept(svm, INTERCEPT_MONITOR); | |
1229 | set_intercept(svm, INTERCEPT_MWAIT); | |
81dd35d4 | 1230 | set_intercept(svm, INTERCEPT_XSETBV); |
6aa8b732 AK |
1231 | |
1232 | control->iopm_base_pa = iopm_base; | |
f65c229c | 1233 | control->msrpm_base_pa = __pa(svm->msrpm); |
6aa8b732 AK |
1234 | control->int_ctl = V_INTR_MASKING_MASK; |
1235 | ||
1236 | init_seg(&save->es); | |
1237 | init_seg(&save->ss); | |
1238 | init_seg(&save->ds); | |
1239 | init_seg(&save->fs); | |
1240 | init_seg(&save->gs); | |
1241 | ||
1242 | save->cs.selector = 0xf000; | |
04b66839 | 1243 | save->cs.base = 0xffff0000; |
6aa8b732 AK |
1244 | /* Executable/Readable Code Segment */ |
1245 | save->cs.attrib = SVM_SELECTOR_READ_MASK | SVM_SELECTOR_P_MASK | | |
1246 | SVM_SELECTOR_S_MASK | SVM_SELECTOR_CODE_MASK; | |
1247 | save->cs.limit = 0xffff; | |
6aa8b732 AK |
1248 | |
1249 | save->gdtr.limit = 0xffff; | |
1250 | save->idtr.limit = 0xffff; | |
1251 | ||
1252 | init_sys_seg(&save->ldtr, SEG_TYPE_LDT); | |
1253 | init_sys_seg(&save->tr, SEG_TYPE_BUSY_TSS16); | |
1254 | ||
d28bc9dd NA |
1255 | if (!init_event) |
1256 | svm_set_efer(&svm->vcpu, 0); | |
d77c26fc | 1257 | save->dr6 = 0xffff0ff0; |
f6e78475 | 1258 | kvm_set_rflags(&svm->vcpu, 2); |
6aa8b732 | 1259 | save->rip = 0x0000fff0; |
5fdbf976 | 1260 | svm->vcpu.arch.regs[VCPU_REGS_RIP] = save->rip; |
6aa8b732 | 1261 | |
e0231715 | 1262 | /* |
18fa000a | 1263 | * svm_set_cr0() sets PG and WP and clears NW and CD on save->cr0. |
d28bc9dd | 1264 | * It also updates the guest-visible cr0 value. |
6aa8b732 | 1265 | */ |
79a8059d | 1266 | svm_set_cr0(&svm->vcpu, X86_CR0_NW | X86_CR0_CD | X86_CR0_ET); |
ebae871a | 1267 | kvm_mmu_reset_context(&svm->vcpu); |
18fa000a | 1268 | |
66aee91a | 1269 | save->cr4 = X86_CR4_PAE; |
6aa8b732 | 1270 | /* rdx = ?? */ |
709ddebf JR |
1271 | |
1272 | if (npt_enabled) { | |
1273 | /* Setup VMCB for Nested Paging */ | |
1274 | control->nested_ctl = 1; | |
8a05a1b8 | 1275 | clr_intercept(svm, INTERCEPT_INVLPG); |
18c918c5 | 1276 | clr_exception_intercept(svm, PF_VECTOR); |
4ee546b4 RJ |
1277 | clr_cr_intercept(svm, INTERCEPT_CR3_READ); |
1278 | clr_cr_intercept(svm, INTERCEPT_CR3_WRITE); | |
74545705 | 1279 | save->g_pat = svm->vcpu.arch.pat; |
3c2e7f7d | 1280 | svm_set_guest_pat(svm, &save->g_pat); |
709ddebf JR |
1281 | save->cr3 = 0; |
1282 | save->cr4 = 0; | |
1283 | } | |
f40f6a45 | 1284 | svm->asid_generation = 0; |
1371d904 | 1285 | |
e6aa9abd | 1286 | svm->nested.vmcb = 0; |
2af9194d JR |
1287 | svm->vcpu.arch.hflags = 0; |
1288 | ||
2a6b20b8 | 1289 | if (boot_cpu_has(X86_FEATURE_PAUSEFILTER)) { |
565d0998 | 1290 | control->pause_filter_count = 3000; |
8a05a1b8 | 1291 | set_intercept(svm, INTERCEPT_PAUSE); |
565d0998 ML |
1292 | } |
1293 | ||
8d28fec4 RJ |
1294 | mark_all_dirty(svm->vmcb); |
1295 | ||
2af9194d | 1296 | enable_gif(svm); |
6aa8b732 AK |
1297 | } |
1298 | ||
d28bc9dd | 1299 | static void svm_vcpu_reset(struct kvm_vcpu *vcpu, bool init_event) |
04d2cc77 AK |
1300 | { |
1301 | struct vcpu_svm *svm = to_svm(vcpu); | |
66f7b72e JS |
1302 | u32 dummy; |
1303 | u32 eax = 1; | |
04d2cc77 | 1304 | |
d28bc9dd NA |
1305 | if (!init_event) { |
1306 | svm->vcpu.arch.apic_base = APIC_DEFAULT_PHYS_BASE | | |
1307 | MSR_IA32_APICBASE_ENABLE; | |
1308 | if (kvm_vcpu_is_reset_bsp(&svm->vcpu)) | |
1309 | svm->vcpu.arch.apic_base |= MSR_IA32_APICBASE_BSP; | |
1310 | } | |
1311 | init_vmcb(svm, init_event); | |
70433389 | 1312 | |
66f7b72e JS |
1313 | kvm_cpuid(vcpu, &eax, &dummy, &dummy, &dummy); |
1314 | kvm_register_write(vcpu, VCPU_REGS_RDX, eax); | |
04d2cc77 AK |
1315 | } |
1316 | ||
fb3f0f51 | 1317 | static struct kvm_vcpu *svm_create_vcpu(struct kvm *kvm, unsigned int id) |
6aa8b732 | 1318 | { |
a2fa3e9f | 1319 | struct vcpu_svm *svm; |
6aa8b732 | 1320 | struct page *page; |
f65c229c | 1321 | struct page *msrpm_pages; |
b286d5d8 | 1322 | struct page *hsave_page; |
3d6368ef | 1323 | struct page *nested_msrpm_pages; |
fb3f0f51 | 1324 | int err; |
6aa8b732 | 1325 | |
c16f862d | 1326 | svm = kmem_cache_zalloc(kvm_vcpu_cache, GFP_KERNEL); |
fb3f0f51 RR |
1327 | if (!svm) { |
1328 | err = -ENOMEM; | |
1329 | goto out; | |
1330 | } | |
1331 | ||
fbc0db76 JR |
1332 | svm->tsc_ratio = TSC_RATIO_DEFAULT; |
1333 | ||
fb3f0f51 RR |
1334 | err = kvm_vcpu_init(&svm->vcpu, kvm, id); |
1335 | if (err) | |
1336 | goto free_svm; | |
1337 | ||
b7af4043 | 1338 | err = -ENOMEM; |
6aa8b732 | 1339 | page = alloc_page(GFP_KERNEL); |
b7af4043 | 1340 | if (!page) |
fb3f0f51 | 1341 | goto uninit; |
6aa8b732 | 1342 | |
f65c229c JR |
1343 | msrpm_pages = alloc_pages(GFP_KERNEL, MSRPM_ALLOC_ORDER); |
1344 | if (!msrpm_pages) | |
b7af4043 | 1345 | goto free_page1; |
3d6368ef AG |
1346 | |
1347 | nested_msrpm_pages = alloc_pages(GFP_KERNEL, MSRPM_ALLOC_ORDER); | |
1348 | if (!nested_msrpm_pages) | |
b7af4043 | 1349 | goto free_page2; |
f65c229c | 1350 | |
b286d5d8 AG |
1351 | hsave_page = alloc_page(GFP_KERNEL); |
1352 | if (!hsave_page) | |
b7af4043 TY |
1353 | goto free_page3; |
1354 | ||
e6aa9abd | 1355 | svm->nested.hsave = page_address(hsave_page); |
b286d5d8 | 1356 | |
b7af4043 TY |
1357 | svm->msrpm = page_address(msrpm_pages); |
1358 | svm_vcpu_init_msrpm(svm->msrpm); | |
1359 | ||
e6aa9abd | 1360 | svm->nested.msrpm = page_address(nested_msrpm_pages); |
323c3d80 | 1361 | svm_vcpu_init_msrpm(svm->nested.msrpm); |
3d6368ef | 1362 | |
a2fa3e9f GH |
1363 | svm->vmcb = page_address(page); |
1364 | clear_page(svm->vmcb); | |
1365 | svm->vmcb_pa = page_to_pfn(page) << PAGE_SHIFT; | |
1366 | svm->asid_generation = 0; | |
d28bc9dd | 1367 | init_vmcb(svm, false); |
6aa8b732 | 1368 | |
2b036c6b BO |
1369 | svm_init_osvw(&svm->vcpu); |
1370 | ||
fb3f0f51 | 1371 | return &svm->vcpu; |
36241b8c | 1372 | |
b7af4043 TY |
1373 | free_page3: |
1374 | __free_pages(nested_msrpm_pages, MSRPM_ALLOC_ORDER); | |
1375 | free_page2: | |
1376 | __free_pages(msrpm_pages, MSRPM_ALLOC_ORDER); | |
1377 | free_page1: | |
1378 | __free_page(page); | |
fb3f0f51 RR |
1379 | uninit: |
1380 | kvm_vcpu_uninit(&svm->vcpu); | |
1381 | free_svm: | |
a4770347 | 1382 | kmem_cache_free(kvm_vcpu_cache, svm); |
fb3f0f51 RR |
1383 | out: |
1384 | return ERR_PTR(err); | |
6aa8b732 AK |
1385 | } |
1386 | ||
1387 | static void svm_free_vcpu(struct kvm_vcpu *vcpu) | |
1388 | { | |
a2fa3e9f GH |
1389 | struct vcpu_svm *svm = to_svm(vcpu); |
1390 | ||
fb3f0f51 | 1391 | __free_page(pfn_to_page(svm->vmcb_pa >> PAGE_SHIFT)); |
f65c229c | 1392 | __free_pages(virt_to_page(svm->msrpm), MSRPM_ALLOC_ORDER); |
e6aa9abd JR |
1393 | __free_page(virt_to_page(svm->nested.hsave)); |
1394 | __free_pages(virt_to_page(svm->nested.msrpm), MSRPM_ALLOC_ORDER); | |
fb3f0f51 | 1395 | kvm_vcpu_uninit(vcpu); |
a4770347 | 1396 | kmem_cache_free(kvm_vcpu_cache, svm); |
6aa8b732 AK |
1397 | } |
1398 | ||
15ad7146 | 1399 | static void svm_vcpu_load(struct kvm_vcpu *vcpu, int cpu) |
6aa8b732 | 1400 | { |
a2fa3e9f | 1401 | struct vcpu_svm *svm = to_svm(vcpu); |
15ad7146 | 1402 | int i; |
0cc5064d | 1403 | |
0cc5064d | 1404 | if (unlikely(cpu != vcpu->cpu)) { |
4b656b12 | 1405 | svm->asid_generation = 0; |
8d28fec4 | 1406 | mark_all_dirty(svm->vmcb); |
0cc5064d | 1407 | } |
94dfbdb3 | 1408 | |
82ca2d10 AK |
1409 | #ifdef CONFIG_X86_64 |
1410 | rdmsrl(MSR_GS_BASE, to_svm(vcpu)->host.gs_base); | |
1411 | #endif | |
dacccfdd AK |
1412 | savesegment(fs, svm->host.fs); |
1413 | savesegment(gs, svm->host.gs); | |
1414 | svm->host.ldt = kvm_read_ldt(); | |
1415 | ||
94dfbdb3 | 1416 | for (i = 0; i < NR_HOST_SAVE_USER_MSRS; i++) |
a2fa3e9f | 1417 | rdmsrl(host_save_user_msrs[i], svm->host_user_msrs[i]); |
fbc0db76 JR |
1418 | |
1419 | if (static_cpu_has(X86_FEATURE_TSCRATEMSR) && | |
89cbc767 CL |
1420 | svm->tsc_ratio != __this_cpu_read(current_tsc_ratio)) { |
1421 | __this_cpu_write(current_tsc_ratio, svm->tsc_ratio); | |
fbc0db76 JR |
1422 | wrmsrl(MSR_AMD64_TSC_RATIO, svm->tsc_ratio); |
1423 | } | |
6aa8b732 AK |
1424 | } |
1425 | ||
1426 | static void svm_vcpu_put(struct kvm_vcpu *vcpu) | |
1427 | { | |
a2fa3e9f | 1428 | struct vcpu_svm *svm = to_svm(vcpu); |
94dfbdb3 AL |
1429 | int i; |
1430 | ||
e1beb1d3 | 1431 | ++vcpu->stat.host_state_reload; |
dacccfdd AK |
1432 | kvm_load_ldt(svm->host.ldt); |
1433 | #ifdef CONFIG_X86_64 | |
1434 | loadsegment(fs, svm->host.fs); | |
dacccfdd | 1435 | wrmsrl(MSR_KERNEL_GS_BASE, current->thread.gs); |
893a5ab6 | 1436 | load_gs_index(svm->host.gs); |
dacccfdd | 1437 | #else |
831ca609 | 1438 | #ifdef CONFIG_X86_32_LAZY_GS |
dacccfdd | 1439 | loadsegment(gs, svm->host.gs); |
831ca609 | 1440 | #endif |
dacccfdd | 1441 | #endif |
94dfbdb3 | 1442 | for (i = 0; i < NR_HOST_SAVE_USER_MSRS; i++) |
a2fa3e9f | 1443 | wrmsrl(host_save_user_msrs[i], svm->host_user_msrs[i]); |
6aa8b732 AK |
1444 | } |
1445 | ||
6aa8b732 AK |
1446 | static unsigned long svm_get_rflags(struct kvm_vcpu *vcpu) |
1447 | { | |
a2fa3e9f | 1448 | return to_svm(vcpu)->vmcb->save.rflags; |
6aa8b732 AK |
1449 | } |
1450 | ||
1451 | static void svm_set_rflags(struct kvm_vcpu *vcpu, unsigned long rflags) | |
1452 | { | |
ae9fedc7 PB |
1453 | /* |
1454 | * Any change of EFLAGS.VM is accompained by a reload of SS | |
1455 | * (caused by either a task switch or an inter-privilege IRET), | |
1456 | * so we do not need to update the CPL here. | |
1457 | */ | |
a2fa3e9f | 1458 | to_svm(vcpu)->vmcb->save.rflags = rflags; |
6aa8b732 AK |
1459 | } |
1460 | ||
6de4f3ad AK |
1461 | static void svm_cache_reg(struct kvm_vcpu *vcpu, enum kvm_reg reg) |
1462 | { | |
1463 | switch (reg) { | |
1464 | case VCPU_EXREG_PDPTR: | |
1465 | BUG_ON(!npt_enabled); | |
9f8fe504 | 1466 | load_pdptrs(vcpu, vcpu->arch.walk_mmu, kvm_read_cr3(vcpu)); |
6de4f3ad AK |
1467 | break; |
1468 | default: | |
1469 | BUG(); | |
1470 | } | |
1471 | } | |
1472 | ||
f0b85051 AG |
1473 | static void svm_set_vintr(struct vcpu_svm *svm) |
1474 | { | |
8a05a1b8 | 1475 | set_intercept(svm, INTERCEPT_VINTR); |
f0b85051 AG |
1476 | } |
1477 | ||
1478 | static void svm_clear_vintr(struct vcpu_svm *svm) | |
1479 | { | |
8a05a1b8 | 1480 | clr_intercept(svm, INTERCEPT_VINTR); |
f0b85051 AG |
1481 | } |
1482 | ||
6aa8b732 AK |
1483 | static struct vmcb_seg *svm_seg(struct kvm_vcpu *vcpu, int seg) |
1484 | { | |
a2fa3e9f | 1485 | struct vmcb_save_area *save = &to_svm(vcpu)->vmcb->save; |
6aa8b732 AK |
1486 | |
1487 | switch (seg) { | |
1488 | case VCPU_SREG_CS: return &save->cs; | |
1489 | case VCPU_SREG_DS: return &save->ds; | |
1490 | case VCPU_SREG_ES: return &save->es; | |
1491 | case VCPU_SREG_FS: return &save->fs; | |
1492 | case VCPU_SREG_GS: return &save->gs; | |
1493 | case VCPU_SREG_SS: return &save->ss; | |
1494 | case VCPU_SREG_TR: return &save->tr; | |
1495 | case VCPU_SREG_LDTR: return &save->ldtr; | |
1496 | } | |
1497 | BUG(); | |
8b6d44c7 | 1498 | return NULL; |
6aa8b732 AK |
1499 | } |
1500 | ||
1501 | static u64 svm_get_segment_base(struct kvm_vcpu *vcpu, int seg) | |
1502 | { | |
1503 | struct vmcb_seg *s = svm_seg(vcpu, seg); | |
1504 | ||
1505 | return s->base; | |
1506 | } | |
1507 | ||
1508 | static void svm_get_segment(struct kvm_vcpu *vcpu, | |
1509 | struct kvm_segment *var, int seg) | |
1510 | { | |
1511 | struct vmcb_seg *s = svm_seg(vcpu, seg); | |
1512 | ||
1513 | var->base = s->base; | |
1514 | var->limit = s->limit; | |
1515 | var->selector = s->selector; | |
1516 | var->type = s->attrib & SVM_SELECTOR_TYPE_MASK; | |
1517 | var->s = (s->attrib >> SVM_SELECTOR_S_SHIFT) & 1; | |
1518 | var->dpl = (s->attrib >> SVM_SELECTOR_DPL_SHIFT) & 3; | |
1519 | var->present = (s->attrib >> SVM_SELECTOR_P_SHIFT) & 1; | |
1520 | var->avl = (s->attrib >> SVM_SELECTOR_AVL_SHIFT) & 1; | |
1521 | var->l = (s->attrib >> SVM_SELECTOR_L_SHIFT) & 1; | |
1522 | var->db = (s->attrib >> SVM_SELECTOR_DB_SHIFT) & 1; | |
80112c89 JM |
1523 | |
1524 | /* | |
1525 | * AMD CPUs circa 2014 track the G bit for all segments except CS. | |
1526 | * However, the SVM spec states that the G bit is not observed by the | |
1527 | * CPU, and some VMware virtual CPUs drop the G bit for all segments. | |
1528 | * So let's synthesize a legal G bit for all segments, this helps | |
1529 | * running KVM nested. It also helps cross-vendor migration, because | |
1530 | * Intel's vmentry has a check on the 'G' bit. | |
1531 | */ | |
1532 | var->g = s->limit > 0xfffff; | |
25022acc | 1533 | |
e0231715 JR |
1534 | /* |
1535 | * AMD's VMCB does not have an explicit unusable field, so emulate it | |
19bca6ab AP |
1536 | * for cross vendor migration purposes by "not present" |
1537 | */ | |
1538 | var->unusable = !var->present || (var->type == 0); | |
1539 | ||
1fbdc7a5 | 1540 | switch (seg) { |
1fbdc7a5 AP |
1541 | case VCPU_SREG_TR: |
1542 | /* | |
1543 | * Work around a bug where the busy flag in the tr selector | |
1544 | * isn't exposed | |
1545 | */ | |
c0d09828 | 1546 | var->type |= 0x2; |
1fbdc7a5 AP |
1547 | break; |
1548 | case VCPU_SREG_DS: | |
1549 | case VCPU_SREG_ES: | |
1550 | case VCPU_SREG_FS: | |
1551 | case VCPU_SREG_GS: | |
1552 | /* | |
1553 | * The accessed bit must always be set in the segment | |
1554 | * descriptor cache, although it can be cleared in the | |
1555 | * descriptor, the cached bit always remains at 1. Since | |
1556 | * Intel has a check on this, set it here to support | |
1557 | * cross-vendor migration. | |
1558 | */ | |
1559 | if (!var->unusable) | |
1560 | var->type |= 0x1; | |
1561 | break; | |
b586eb02 | 1562 | case VCPU_SREG_SS: |
e0231715 JR |
1563 | /* |
1564 | * On AMD CPUs sometimes the DB bit in the segment | |
b586eb02 AP |
1565 | * descriptor is left as 1, although the whole segment has |
1566 | * been made unusable. Clear it here to pass an Intel VMX | |
1567 | * entry check when cross vendor migrating. | |
1568 | */ | |
1569 | if (var->unusable) | |
1570 | var->db = 0; | |
33b458d2 | 1571 | var->dpl = to_svm(vcpu)->vmcb->save.cpl; |
b586eb02 | 1572 | break; |
1fbdc7a5 | 1573 | } |
6aa8b732 AK |
1574 | } |
1575 | ||
2e4d2653 IE |
1576 | static int svm_get_cpl(struct kvm_vcpu *vcpu) |
1577 | { | |
1578 | struct vmcb_save_area *save = &to_svm(vcpu)->vmcb->save; | |
1579 | ||
1580 | return save->cpl; | |
1581 | } | |
1582 | ||
89a27f4d | 1583 | static void svm_get_idt(struct kvm_vcpu *vcpu, struct desc_ptr *dt) |
6aa8b732 | 1584 | { |
a2fa3e9f GH |
1585 | struct vcpu_svm *svm = to_svm(vcpu); |
1586 | ||
89a27f4d GN |
1587 | dt->size = svm->vmcb->save.idtr.limit; |
1588 | dt->address = svm->vmcb->save.idtr.base; | |
6aa8b732 AK |
1589 | } |
1590 | ||
89a27f4d | 1591 | static void svm_set_idt(struct kvm_vcpu *vcpu, struct desc_ptr *dt) |
6aa8b732 | 1592 | { |
a2fa3e9f GH |
1593 | struct vcpu_svm *svm = to_svm(vcpu); |
1594 | ||
89a27f4d GN |
1595 | svm->vmcb->save.idtr.limit = dt->size; |
1596 | svm->vmcb->save.idtr.base = dt->address ; | |
17a703cb | 1597 | mark_dirty(svm->vmcb, VMCB_DT); |
6aa8b732 AK |
1598 | } |
1599 | ||
89a27f4d | 1600 | static void svm_get_gdt(struct kvm_vcpu *vcpu, struct desc_ptr *dt) |
6aa8b732 | 1601 | { |
a2fa3e9f GH |
1602 | struct vcpu_svm *svm = to_svm(vcpu); |
1603 | ||
89a27f4d GN |
1604 | dt->size = svm->vmcb->save.gdtr.limit; |
1605 | dt->address = svm->vmcb->save.gdtr.base; | |
6aa8b732 AK |
1606 | } |
1607 | ||
89a27f4d | 1608 | static void svm_set_gdt(struct kvm_vcpu *vcpu, struct desc_ptr *dt) |
6aa8b732 | 1609 | { |
a2fa3e9f GH |
1610 | struct vcpu_svm *svm = to_svm(vcpu); |
1611 | ||
89a27f4d GN |
1612 | svm->vmcb->save.gdtr.limit = dt->size; |
1613 | svm->vmcb->save.gdtr.base = dt->address ; | |
17a703cb | 1614 | mark_dirty(svm->vmcb, VMCB_DT); |
6aa8b732 AK |
1615 | } |
1616 | ||
e8467fda AK |
1617 | static void svm_decache_cr0_guest_bits(struct kvm_vcpu *vcpu) |
1618 | { | |
1619 | } | |
1620 | ||
aff48baa AK |
1621 | static void svm_decache_cr3(struct kvm_vcpu *vcpu) |
1622 | { | |
1623 | } | |
1624 | ||
25c4c276 | 1625 | static void svm_decache_cr4_guest_bits(struct kvm_vcpu *vcpu) |
399badf3 AK |
1626 | { |
1627 | } | |
1628 | ||
d225157b AK |
1629 | static void update_cr0_intercept(struct vcpu_svm *svm) |
1630 | { | |
1631 | ulong gcr0 = svm->vcpu.arch.cr0; | |
1632 | u64 *hcr0 = &svm->vmcb->save.cr0; | |
1633 | ||
1634 | if (!svm->vcpu.fpu_active) | |
1635 | *hcr0 |= SVM_CR0_SELECTIVE_MASK; | |
1636 | else | |
1637 | *hcr0 = (*hcr0 & ~SVM_CR0_SELECTIVE_MASK) | |
1638 | | (gcr0 & SVM_CR0_SELECTIVE_MASK); | |
1639 | ||
dcca1a65 | 1640 | mark_dirty(svm->vmcb, VMCB_CR); |
d225157b AK |
1641 | |
1642 | if (gcr0 == *hcr0 && svm->vcpu.fpu_active) { | |
4ee546b4 RJ |
1643 | clr_cr_intercept(svm, INTERCEPT_CR0_READ); |
1644 | clr_cr_intercept(svm, INTERCEPT_CR0_WRITE); | |
d225157b | 1645 | } else { |
4ee546b4 RJ |
1646 | set_cr_intercept(svm, INTERCEPT_CR0_READ); |
1647 | set_cr_intercept(svm, INTERCEPT_CR0_WRITE); | |
d225157b AK |
1648 | } |
1649 | } | |
1650 | ||
6aa8b732 AK |
1651 | static void svm_set_cr0(struct kvm_vcpu *vcpu, unsigned long cr0) |
1652 | { | |
a2fa3e9f GH |
1653 | struct vcpu_svm *svm = to_svm(vcpu); |
1654 | ||
05b3e0c2 | 1655 | #ifdef CONFIG_X86_64 |
f6801dff | 1656 | if (vcpu->arch.efer & EFER_LME) { |
707d92fa | 1657 | if (!is_paging(vcpu) && (cr0 & X86_CR0_PG)) { |
f6801dff | 1658 | vcpu->arch.efer |= EFER_LMA; |
2b5203ee | 1659 | svm->vmcb->save.efer |= EFER_LMA | EFER_LME; |
6aa8b732 AK |
1660 | } |
1661 | ||
d77c26fc | 1662 | if (is_paging(vcpu) && !(cr0 & X86_CR0_PG)) { |
f6801dff | 1663 | vcpu->arch.efer &= ~EFER_LMA; |
2b5203ee | 1664 | svm->vmcb->save.efer &= ~(EFER_LMA | EFER_LME); |
6aa8b732 AK |
1665 | } |
1666 | } | |
1667 | #endif | |
ad312c7c | 1668 | vcpu->arch.cr0 = cr0; |
888f9f3e AK |
1669 | |
1670 | if (!npt_enabled) | |
1671 | cr0 |= X86_CR0_PG | X86_CR0_WP; | |
02daab21 AK |
1672 | |
1673 | if (!vcpu->fpu_active) | |
334df50a | 1674 | cr0 |= X86_CR0_TS; |
bcf166a9 PB |
1675 | /* |
1676 | * re-enable caching here because the QEMU bios | |
1677 | * does not do it - this results in some delay at | |
1678 | * reboot | |
1679 | */ | |
1680 | if (kvm_check_has_quirk(vcpu->kvm, KVM_X86_QUIRK_CD_NW_CLEARED)) | |
1681 | cr0 &= ~(X86_CR0_CD | X86_CR0_NW); | |
a2fa3e9f | 1682 | svm->vmcb->save.cr0 = cr0; |
dcca1a65 | 1683 | mark_dirty(svm->vmcb, VMCB_CR); |
d225157b | 1684 | update_cr0_intercept(svm); |
6aa8b732 AK |
1685 | } |
1686 | ||
5e1746d6 | 1687 | static int svm_set_cr4(struct kvm_vcpu *vcpu, unsigned long cr4) |
6aa8b732 | 1688 | { |
1e02ce4c | 1689 | unsigned long host_cr4_mce = cr4_read_shadow() & X86_CR4_MCE; |
e5eab0ce JR |
1690 | unsigned long old_cr4 = to_svm(vcpu)->vmcb->save.cr4; |
1691 | ||
5e1746d6 NHE |
1692 | if (cr4 & X86_CR4_VMXE) |
1693 | return 1; | |
1694 | ||
e5eab0ce | 1695 | if (npt_enabled && ((old_cr4 ^ cr4) & X86_CR4_PGE)) |
f40f6a45 | 1696 | svm_flush_tlb(vcpu); |
6394b649 | 1697 | |
ec077263 JR |
1698 | vcpu->arch.cr4 = cr4; |
1699 | if (!npt_enabled) | |
1700 | cr4 |= X86_CR4_PAE; | |
6394b649 | 1701 | cr4 |= host_cr4_mce; |
ec077263 | 1702 | to_svm(vcpu)->vmcb->save.cr4 = cr4; |
dcca1a65 | 1703 | mark_dirty(to_svm(vcpu)->vmcb, VMCB_CR); |
5e1746d6 | 1704 | return 0; |
6aa8b732 AK |
1705 | } |
1706 | ||
1707 | static void svm_set_segment(struct kvm_vcpu *vcpu, | |
1708 | struct kvm_segment *var, int seg) | |
1709 | { | |
a2fa3e9f | 1710 | struct vcpu_svm *svm = to_svm(vcpu); |
6aa8b732 AK |
1711 | struct vmcb_seg *s = svm_seg(vcpu, seg); |
1712 | ||
1713 | s->base = var->base; | |
1714 | s->limit = var->limit; | |
1715 | s->selector = var->selector; | |
1716 | if (var->unusable) | |
1717 | s->attrib = 0; | |
1718 | else { | |
1719 | s->attrib = (var->type & SVM_SELECTOR_TYPE_MASK); | |
1720 | s->attrib |= (var->s & 1) << SVM_SELECTOR_S_SHIFT; | |
1721 | s->attrib |= (var->dpl & 3) << SVM_SELECTOR_DPL_SHIFT; | |
1722 | s->attrib |= (var->present & 1) << SVM_SELECTOR_P_SHIFT; | |
1723 | s->attrib |= (var->avl & 1) << SVM_SELECTOR_AVL_SHIFT; | |
1724 | s->attrib |= (var->l & 1) << SVM_SELECTOR_L_SHIFT; | |
1725 | s->attrib |= (var->db & 1) << SVM_SELECTOR_DB_SHIFT; | |
1726 | s->attrib |= (var->g & 1) << SVM_SELECTOR_G_SHIFT; | |
1727 | } | |
ae9fedc7 PB |
1728 | |
1729 | /* | |
1730 | * This is always accurate, except if SYSRET returned to a segment | |
1731 | * with SS.DPL != 3. Intel does not have this quirk, and always | |
1732 | * forces SS.DPL to 3 on sysret, so we ignore that case; fixing it | |
1733 | * would entail passing the CPL to userspace and back. | |
1734 | */ | |
1735 | if (seg == VCPU_SREG_SS) | |
1736 | svm->vmcb->save.cpl = (s->attrib >> SVM_SELECTOR_DPL_SHIFT) & 3; | |
6aa8b732 | 1737 | |
060d0c9a | 1738 | mark_dirty(svm->vmcb, VMCB_SEG); |
6aa8b732 AK |
1739 | } |
1740 | ||
c8639010 | 1741 | static void update_db_bp_intercept(struct kvm_vcpu *vcpu) |
6aa8b732 | 1742 | { |
d0bfb940 JK |
1743 | struct vcpu_svm *svm = to_svm(vcpu); |
1744 | ||
18c918c5 JR |
1745 | clr_exception_intercept(svm, DB_VECTOR); |
1746 | clr_exception_intercept(svm, BP_VECTOR); | |
44c11430 | 1747 | |
6be7d306 | 1748 | if (svm->nmi_singlestep) |
18c918c5 | 1749 | set_exception_intercept(svm, DB_VECTOR); |
44c11430 | 1750 | |
d0bfb940 JK |
1751 | if (vcpu->guest_debug & KVM_GUESTDBG_ENABLE) { |
1752 | if (vcpu->guest_debug & | |
1753 | (KVM_GUESTDBG_SINGLESTEP | KVM_GUESTDBG_USE_HW_BP)) | |
18c918c5 | 1754 | set_exception_intercept(svm, DB_VECTOR); |
d0bfb940 | 1755 | if (vcpu->guest_debug & KVM_GUESTDBG_USE_SW_BP) |
18c918c5 | 1756 | set_exception_intercept(svm, BP_VECTOR); |
d0bfb940 JK |
1757 | } else |
1758 | vcpu->guest_debug = 0; | |
44c11430 GN |
1759 | } |
1760 | ||
0fe1e009 | 1761 | static void new_asid(struct vcpu_svm *svm, struct svm_cpu_data *sd) |
6aa8b732 | 1762 | { |
0fe1e009 TH |
1763 | if (sd->next_asid > sd->max_asid) { |
1764 | ++sd->asid_generation; | |
1765 | sd->next_asid = 1; | |
a2fa3e9f | 1766 | svm->vmcb->control.tlb_ctl = TLB_CONTROL_FLUSH_ALL_ASID; |
6aa8b732 AK |
1767 | } |
1768 | ||
0fe1e009 TH |
1769 | svm->asid_generation = sd->asid_generation; |
1770 | svm->vmcb->control.asid = sd->next_asid++; | |
d48086d1 JR |
1771 | |
1772 | mark_dirty(svm->vmcb, VMCB_ASID); | |
6aa8b732 AK |
1773 | } |
1774 | ||
73aaf249 JK |
1775 | static u64 svm_get_dr6(struct kvm_vcpu *vcpu) |
1776 | { | |
1777 | return to_svm(vcpu)->vmcb->save.dr6; | |
1778 | } | |
1779 | ||
1780 | static void svm_set_dr6(struct kvm_vcpu *vcpu, unsigned long value) | |
1781 | { | |
1782 | struct vcpu_svm *svm = to_svm(vcpu); | |
1783 | ||
1784 | svm->vmcb->save.dr6 = value; | |
1785 | mark_dirty(svm->vmcb, VMCB_DR); | |
1786 | } | |
1787 | ||
facb0139 PB |
1788 | static void svm_sync_dirty_debug_regs(struct kvm_vcpu *vcpu) |
1789 | { | |
1790 | struct vcpu_svm *svm = to_svm(vcpu); | |
1791 | ||
1792 | get_debugreg(vcpu->arch.db[0], 0); | |
1793 | get_debugreg(vcpu->arch.db[1], 1); | |
1794 | get_debugreg(vcpu->arch.db[2], 2); | |
1795 | get_debugreg(vcpu->arch.db[3], 3); | |
1796 | vcpu->arch.dr6 = svm_get_dr6(vcpu); | |
1797 | vcpu->arch.dr7 = svm->vmcb->save.dr7; | |
1798 | ||
1799 | vcpu->arch.switch_db_regs &= ~KVM_DEBUGREG_WONT_EXIT; | |
1800 | set_dr_intercepts(svm); | |
1801 | } | |
1802 | ||
020df079 | 1803 | static void svm_set_dr7(struct kvm_vcpu *vcpu, unsigned long value) |
6aa8b732 | 1804 | { |
42dbaa5a | 1805 | struct vcpu_svm *svm = to_svm(vcpu); |
42dbaa5a | 1806 | |
020df079 | 1807 | svm->vmcb->save.dr7 = value; |
72214b96 | 1808 | mark_dirty(svm->vmcb, VMCB_DR); |
6aa8b732 AK |
1809 | } |
1810 | ||
851ba692 | 1811 | static int pf_interception(struct vcpu_svm *svm) |
6aa8b732 | 1812 | { |
631bc487 | 1813 | u64 fault_address = svm->vmcb->control.exit_info_2; |
6aa8b732 | 1814 | u32 error_code; |
631bc487 | 1815 | int r = 1; |
6aa8b732 | 1816 | |
631bc487 GN |
1817 | switch (svm->apf_reason) { |
1818 | default: | |
1819 | error_code = svm->vmcb->control.exit_info_1; | |
af9ca2d7 | 1820 | |
631bc487 GN |
1821 | trace_kvm_page_fault(fault_address, error_code); |
1822 | if (!npt_enabled && kvm_event_needs_reinjection(&svm->vcpu)) | |
1823 | kvm_mmu_unprotect_page_virt(&svm->vcpu, fault_address); | |
dc25e89e AP |
1824 | r = kvm_mmu_page_fault(&svm->vcpu, fault_address, error_code, |
1825 | svm->vmcb->control.insn_bytes, | |
1826 | svm->vmcb->control.insn_len); | |
631bc487 GN |
1827 | break; |
1828 | case KVM_PV_REASON_PAGE_NOT_PRESENT: | |
1829 | svm->apf_reason = 0; | |
1830 | local_irq_disable(); | |
1831 | kvm_async_pf_task_wait(fault_address); | |
1832 | local_irq_enable(); | |
1833 | break; | |
1834 | case KVM_PV_REASON_PAGE_READY: | |
1835 | svm->apf_reason = 0; | |
1836 | local_irq_disable(); | |
1837 | kvm_async_pf_task_wake(fault_address); | |
1838 | local_irq_enable(); | |
1839 | break; | |
1840 | } | |
1841 | return r; | |
6aa8b732 AK |
1842 | } |
1843 | ||
851ba692 | 1844 | static int db_interception(struct vcpu_svm *svm) |
d0bfb940 | 1845 | { |
851ba692 AK |
1846 | struct kvm_run *kvm_run = svm->vcpu.run; |
1847 | ||
d0bfb940 | 1848 | if (!(svm->vcpu.guest_debug & |
44c11430 | 1849 | (KVM_GUESTDBG_SINGLESTEP | KVM_GUESTDBG_USE_HW_BP)) && |
6be7d306 | 1850 | !svm->nmi_singlestep) { |
d0bfb940 JK |
1851 | kvm_queue_exception(&svm->vcpu, DB_VECTOR); |
1852 | return 1; | |
1853 | } | |
44c11430 | 1854 | |
6be7d306 JK |
1855 | if (svm->nmi_singlestep) { |
1856 | svm->nmi_singlestep = false; | |
44c11430 GN |
1857 | if (!(svm->vcpu.guest_debug & KVM_GUESTDBG_SINGLESTEP)) |
1858 | svm->vmcb->save.rflags &= | |
1859 | ~(X86_EFLAGS_TF | X86_EFLAGS_RF); | |
c8639010 | 1860 | update_db_bp_intercept(&svm->vcpu); |
44c11430 GN |
1861 | } |
1862 | ||
1863 | if (svm->vcpu.guest_debug & | |
e0231715 | 1864 | (KVM_GUESTDBG_SINGLESTEP | KVM_GUESTDBG_USE_HW_BP)) { |
44c11430 GN |
1865 | kvm_run->exit_reason = KVM_EXIT_DEBUG; |
1866 | kvm_run->debug.arch.pc = | |
1867 | svm->vmcb->save.cs.base + svm->vmcb->save.rip; | |
1868 | kvm_run->debug.arch.exception = DB_VECTOR; | |
1869 | return 0; | |
1870 | } | |
1871 | ||
1872 | return 1; | |
d0bfb940 JK |
1873 | } |
1874 | ||
851ba692 | 1875 | static int bp_interception(struct vcpu_svm *svm) |
d0bfb940 | 1876 | { |
851ba692 AK |
1877 | struct kvm_run *kvm_run = svm->vcpu.run; |
1878 | ||
d0bfb940 JK |
1879 | kvm_run->exit_reason = KVM_EXIT_DEBUG; |
1880 | kvm_run->debug.arch.pc = svm->vmcb->save.cs.base + svm->vmcb->save.rip; | |
1881 | kvm_run->debug.arch.exception = BP_VECTOR; | |
1882 | return 0; | |
1883 | } | |
1884 | ||
851ba692 | 1885 | static int ud_interception(struct vcpu_svm *svm) |
7aa81cc0 AL |
1886 | { |
1887 | int er; | |
1888 | ||
51d8b661 | 1889 | er = emulate_instruction(&svm->vcpu, EMULTYPE_TRAP_UD); |
7aa81cc0 | 1890 | if (er != EMULATE_DONE) |
7ee5d940 | 1891 | kvm_queue_exception(&svm->vcpu, UD_VECTOR); |
7aa81cc0 AL |
1892 | return 1; |
1893 | } | |
1894 | ||
6b52d186 | 1895 | static void svm_fpu_activate(struct kvm_vcpu *vcpu) |
7807fa6c | 1896 | { |
6b52d186 | 1897 | struct vcpu_svm *svm = to_svm(vcpu); |
66a562f7 | 1898 | |
18c918c5 | 1899 | clr_exception_intercept(svm, NM_VECTOR); |
66a562f7 | 1900 | |
e756fc62 | 1901 | svm->vcpu.fpu_active = 1; |
d225157b | 1902 | update_cr0_intercept(svm); |
6b52d186 | 1903 | } |
a2fa3e9f | 1904 | |
6b52d186 AK |
1905 | static int nm_interception(struct vcpu_svm *svm) |
1906 | { | |
1907 | svm_fpu_activate(&svm->vcpu); | |
a2fa3e9f | 1908 | return 1; |
7807fa6c AL |
1909 | } |
1910 | ||
67ec6607 JR |
1911 | static bool is_erratum_383(void) |
1912 | { | |
1913 | int err, i; | |
1914 | u64 value; | |
1915 | ||
1916 | if (!erratum_383_found) | |
1917 | return false; | |
1918 | ||
1919 | value = native_read_msr_safe(MSR_IA32_MC0_STATUS, &err); | |
1920 | if (err) | |
1921 | return false; | |
1922 | ||
1923 | /* Bit 62 may or may not be set for this mce */ | |
1924 | value &= ~(1ULL << 62); | |
1925 | ||
1926 | if (value != 0xb600000000010015ULL) | |
1927 | return false; | |
1928 | ||
1929 | /* Clear MCi_STATUS registers */ | |
1930 | for (i = 0; i < 6; ++i) | |
1931 | native_write_msr_safe(MSR_IA32_MCx_STATUS(i), 0, 0); | |
1932 | ||
1933 | value = native_read_msr_safe(MSR_IA32_MCG_STATUS, &err); | |
1934 | if (!err) { | |
1935 | u32 low, high; | |
1936 | ||
1937 | value &= ~(1ULL << 2); | |
1938 | low = lower_32_bits(value); | |
1939 | high = upper_32_bits(value); | |
1940 | ||
1941 | native_write_msr_safe(MSR_IA32_MCG_STATUS, low, high); | |
1942 | } | |
1943 | ||
1944 | /* Flush tlb to evict multi-match entries */ | |
1945 | __flush_tlb_all(); | |
1946 | ||
1947 | return true; | |
1948 | } | |
1949 | ||
fe5913e4 | 1950 | static void svm_handle_mce(struct vcpu_svm *svm) |
53371b50 | 1951 | { |
67ec6607 JR |
1952 | if (is_erratum_383()) { |
1953 | /* | |
1954 | * Erratum 383 triggered. Guest state is corrupt so kill the | |
1955 | * guest. | |
1956 | */ | |
1957 | pr_err("KVM: Guest triggered AMD Erratum 383\n"); | |
1958 | ||
a8eeb04a | 1959 | kvm_make_request(KVM_REQ_TRIPLE_FAULT, &svm->vcpu); |
67ec6607 JR |
1960 | |
1961 | return; | |
1962 | } | |
1963 | ||
53371b50 JR |
1964 | /* |
1965 | * On an #MC intercept the MCE handler is not called automatically in | |
1966 | * the host. So do it by hand here. | |
1967 | */ | |
1968 | asm volatile ( | |
1969 | "int $0x12\n"); | |
1970 | /* not sure if we ever come back to this point */ | |
1971 | ||
fe5913e4 JR |
1972 | return; |
1973 | } | |
1974 | ||
1975 | static int mc_interception(struct vcpu_svm *svm) | |
1976 | { | |
53371b50 JR |
1977 | return 1; |
1978 | } | |
1979 | ||
851ba692 | 1980 | static int shutdown_interception(struct vcpu_svm *svm) |
46fe4ddd | 1981 | { |
851ba692 AK |
1982 | struct kvm_run *kvm_run = svm->vcpu.run; |
1983 | ||
46fe4ddd JR |
1984 | /* |
1985 | * VMCB is undefined after a SHUTDOWN intercept | |
1986 | * so reinitialize it. | |
1987 | */ | |
a2fa3e9f | 1988 | clear_page(svm->vmcb); |
d28bc9dd | 1989 | init_vmcb(svm, false); |
46fe4ddd JR |
1990 | |
1991 | kvm_run->exit_reason = KVM_EXIT_SHUTDOWN; | |
1992 | return 0; | |
1993 | } | |
1994 | ||
851ba692 | 1995 | static int io_interception(struct vcpu_svm *svm) |
6aa8b732 | 1996 | { |
cf8f70bf | 1997 | struct kvm_vcpu *vcpu = &svm->vcpu; |
d77c26fc | 1998 | u32 io_info = svm->vmcb->control.exit_info_1; /* address size bug? */ |
34c33d16 | 1999 | int size, in, string; |
039576c0 | 2000 | unsigned port; |
6aa8b732 | 2001 | |
e756fc62 | 2002 | ++svm->vcpu.stat.io_exits; |
e70669ab | 2003 | string = (io_info & SVM_IOIO_STR_MASK) != 0; |
039576c0 | 2004 | in = (io_info & SVM_IOIO_TYPE_MASK) != 0; |
cf8f70bf | 2005 | if (string || in) |
51d8b661 | 2006 | return emulate_instruction(vcpu, 0) == EMULATE_DONE; |
cf8f70bf | 2007 | |
039576c0 AK |
2008 | port = io_info >> 16; |
2009 | size = (io_info & SVM_IOIO_SIZE_MASK) >> SVM_IOIO_SIZE_SHIFT; | |
cf8f70bf | 2010 | svm->next_rip = svm->vmcb->control.exit_info_2; |
e93f36bc | 2011 | skip_emulated_instruction(&svm->vcpu); |
cf8f70bf GN |
2012 | |
2013 | return kvm_fast_pio_out(vcpu, size, port); | |
6aa8b732 AK |
2014 | } |
2015 | ||
851ba692 | 2016 | static int nmi_interception(struct vcpu_svm *svm) |
c47f098d JR |
2017 | { |
2018 | return 1; | |
2019 | } | |
2020 | ||
851ba692 | 2021 | static int intr_interception(struct vcpu_svm *svm) |
a0698055 JR |
2022 | { |
2023 | ++svm->vcpu.stat.irq_exits; | |
2024 | return 1; | |
2025 | } | |
2026 | ||
851ba692 | 2027 | static int nop_on_interception(struct vcpu_svm *svm) |
6aa8b732 AK |
2028 | { |
2029 | return 1; | |
2030 | } | |
2031 | ||
851ba692 | 2032 | static int halt_interception(struct vcpu_svm *svm) |
6aa8b732 | 2033 | { |
5fdbf976 | 2034 | svm->next_rip = kvm_rip_read(&svm->vcpu) + 1; |
e756fc62 | 2035 | return kvm_emulate_halt(&svm->vcpu); |
6aa8b732 AK |
2036 | } |
2037 | ||
851ba692 | 2038 | static int vmmcall_interception(struct vcpu_svm *svm) |
02e235bc | 2039 | { |
5fdbf976 | 2040 | svm->next_rip = kvm_rip_read(&svm->vcpu) + 3; |
7aa81cc0 AL |
2041 | kvm_emulate_hypercall(&svm->vcpu); |
2042 | return 1; | |
02e235bc AK |
2043 | } |
2044 | ||
5bd2edc3 JR |
2045 | static unsigned long nested_svm_get_tdp_cr3(struct kvm_vcpu *vcpu) |
2046 | { | |
2047 | struct vcpu_svm *svm = to_svm(vcpu); | |
2048 | ||
2049 | return svm->nested.nested_cr3; | |
2050 | } | |
2051 | ||
e4e517b4 AK |
2052 | static u64 nested_svm_get_tdp_pdptr(struct kvm_vcpu *vcpu, int index) |
2053 | { | |
2054 | struct vcpu_svm *svm = to_svm(vcpu); | |
2055 | u64 cr3 = svm->nested.nested_cr3; | |
2056 | u64 pdpte; | |
2057 | int ret; | |
2058 | ||
54bf36aa PB |
2059 | ret = kvm_vcpu_read_guest_page(vcpu, gpa_to_gfn(cr3), &pdpte, |
2060 | offset_in_page(cr3) + index * 8, 8); | |
e4e517b4 AK |
2061 | if (ret) |
2062 | return 0; | |
2063 | return pdpte; | |
2064 | } | |
2065 | ||
5bd2edc3 JR |
2066 | static void nested_svm_set_tdp_cr3(struct kvm_vcpu *vcpu, |
2067 | unsigned long root) | |
2068 | { | |
2069 | struct vcpu_svm *svm = to_svm(vcpu); | |
2070 | ||
2071 | svm->vmcb->control.nested_cr3 = root; | |
b2747166 | 2072 | mark_dirty(svm->vmcb, VMCB_NPT); |
f40f6a45 | 2073 | svm_flush_tlb(vcpu); |
5bd2edc3 JR |
2074 | } |
2075 | ||
6389ee94 AK |
2076 | static void nested_svm_inject_npf_exit(struct kvm_vcpu *vcpu, |
2077 | struct x86_exception *fault) | |
5bd2edc3 JR |
2078 | { |
2079 | struct vcpu_svm *svm = to_svm(vcpu); | |
2080 | ||
5e352519 PB |
2081 | if (svm->vmcb->control.exit_code != SVM_EXIT_NPF) { |
2082 | /* | |
2083 | * TODO: track the cause of the nested page fault, and | |
2084 | * correctly fill in the high bits of exit_info_1. | |
2085 | */ | |
2086 | svm->vmcb->control.exit_code = SVM_EXIT_NPF; | |
2087 | svm->vmcb->control.exit_code_hi = 0; | |
2088 | svm->vmcb->control.exit_info_1 = (1ULL << 32); | |
2089 | svm->vmcb->control.exit_info_2 = fault->address; | |
2090 | } | |
2091 | ||
2092 | svm->vmcb->control.exit_info_1 &= ~0xffffffffULL; | |
2093 | svm->vmcb->control.exit_info_1 |= fault->error_code; | |
2094 | ||
2095 | /* | |
2096 | * The present bit is always zero for page structure faults on real | |
2097 | * hardware. | |
2098 | */ | |
2099 | if (svm->vmcb->control.exit_info_1 & (2ULL << 32)) | |
2100 | svm->vmcb->control.exit_info_1 &= ~1; | |
5bd2edc3 JR |
2101 | |
2102 | nested_svm_vmexit(svm); | |
2103 | } | |
2104 | ||
8a3c1a33 | 2105 | static void nested_svm_init_mmu_context(struct kvm_vcpu *vcpu) |
4b16184c | 2106 | { |
ad896af0 PB |
2107 | WARN_ON(mmu_is_nested(vcpu)); |
2108 | kvm_init_shadow_mmu(vcpu); | |
4b16184c JR |
2109 | vcpu->arch.mmu.set_cr3 = nested_svm_set_tdp_cr3; |
2110 | vcpu->arch.mmu.get_cr3 = nested_svm_get_tdp_cr3; | |
e4e517b4 | 2111 | vcpu->arch.mmu.get_pdptr = nested_svm_get_tdp_pdptr; |
4b16184c JR |
2112 | vcpu->arch.mmu.inject_page_fault = nested_svm_inject_npf_exit; |
2113 | vcpu->arch.mmu.shadow_root_level = get_npt_level(); | |
c258b62b | 2114 | reset_shadow_zero_bits_mask(vcpu, &vcpu->arch.mmu); |
4b16184c | 2115 | vcpu->arch.walk_mmu = &vcpu->arch.nested_mmu; |
4b16184c JR |
2116 | } |
2117 | ||
2118 | static void nested_svm_uninit_mmu_context(struct kvm_vcpu *vcpu) | |
2119 | { | |
2120 | vcpu->arch.walk_mmu = &vcpu->arch.mmu; | |
2121 | } | |
2122 | ||
c0725420 AG |
2123 | static int nested_svm_check_permissions(struct vcpu_svm *svm) |
2124 | { | |
f6801dff | 2125 | if (!(svm->vcpu.arch.efer & EFER_SVME) |
c0725420 AG |
2126 | || !is_paging(&svm->vcpu)) { |
2127 | kvm_queue_exception(&svm->vcpu, UD_VECTOR); | |
2128 | return 1; | |
2129 | } | |
2130 | ||
2131 | if (svm->vmcb->save.cpl) { | |
2132 | kvm_inject_gp(&svm->vcpu, 0); | |
2133 | return 1; | |
2134 | } | |
2135 | ||
2136 | return 0; | |
2137 | } | |
2138 | ||
cf74a78b AG |
2139 | static int nested_svm_check_exception(struct vcpu_svm *svm, unsigned nr, |
2140 | bool has_error_code, u32 error_code) | |
2141 | { | |
b8e88bc8 JR |
2142 | int vmexit; |
2143 | ||
2030753d | 2144 | if (!is_guest_mode(&svm->vcpu)) |
0295ad7d | 2145 | return 0; |
cf74a78b | 2146 | |
0295ad7d JR |
2147 | svm->vmcb->control.exit_code = SVM_EXIT_EXCP_BASE + nr; |
2148 | svm->vmcb->control.exit_code_hi = 0; | |
2149 | svm->vmcb->control.exit_info_1 = error_code; | |
2150 | svm->vmcb->control.exit_info_2 = svm->vcpu.arch.cr2; | |
2151 | ||
b8e88bc8 JR |
2152 | vmexit = nested_svm_intercept(svm); |
2153 | if (vmexit == NESTED_EXIT_DONE) | |
2154 | svm->nested.exit_required = true; | |
2155 | ||
2156 | return vmexit; | |
cf74a78b AG |
2157 | } |
2158 | ||
8fe54654 JR |
2159 | /* This function returns true if it is save to enable the irq window */ |
2160 | static inline bool nested_svm_intr(struct vcpu_svm *svm) | |
cf74a78b | 2161 | { |
2030753d | 2162 | if (!is_guest_mode(&svm->vcpu)) |
8fe54654 | 2163 | return true; |
cf74a78b | 2164 | |
26666957 | 2165 | if (!(svm->vcpu.arch.hflags & HF_VINTR_MASK)) |
8fe54654 | 2166 | return true; |
cf74a78b | 2167 | |
26666957 | 2168 | if (!(svm->vcpu.arch.hflags & HF_HIF_MASK)) |
8fe54654 | 2169 | return false; |
cf74a78b | 2170 | |
a0a07cd2 GN |
2171 | /* |
2172 | * if vmexit was already requested (by intercepted exception | |
2173 | * for instance) do not overwrite it with "external interrupt" | |
2174 | * vmexit. | |
2175 | */ | |
2176 | if (svm->nested.exit_required) | |
2177 | return false; | |
2178 | ||
197717d5 JR |
2179 | svm->vmcb->control.exit_code = SVM_EXIT_INTR; |
2180 | svm->vmcb->control.exit_info_1 = 0; | |
2181 | svm->vmcb->control.exit_info_2 = 0; | |
26666957 | 2182 | |
cd3ff653 JR |
2183 | if (svm->nested.intercept & 1ULL) { |
2184 | /* | |
2185 | * The #vmexit can't be emulated here directly because this | |
c5ec2e56 | 2186 | * code path runs with irqs and preemption disabled. A |
cd3ff653 JR |
2187 | * #vmexit emulation might sleep. Only signal request for |
2188 | * the #vmexit here. | |
2189 | */ | |
2190 | svm->nested.exit_required = true; | |
236649de | 2191 | trace_kvm_nested_intr_vmexit(svm->vmcb->save.rip); |
8fe54654 | 2192 | return false; |
cf74a78b AG |
2193 | } |
2194 | ||
8fe54654 | 2195 | return true; |
cf74a78b AG |
2196 | } |
2197 | ||
887f500c JR |
2198 | /* This function returns true if it is save to enable the nmi window */ |
2199 | static inline bool nested_svm_nmi(struct vcpu_svm *svm) | |
2200 | { | |
2030753d | 2201 | if (!is_guest_mode(&svm->vcpu)) |
887f500c JR |
2202 | return true; |
2203 | ||
2204 | if (!(svm->nested.intercept & (1ULL << INTERCEPT_NMI))) | |
2205 | return true; | |
2206 | ||
2207 | svm->vmcb->control.exit_code = SVM_EXIT_NMI; | |
2208 | svm->nested.exit_required = true; | |
2209 | ||
2210 | return false; | |
cf74a78b AG |
2211 | } |
2212 | ||
7597f129 | 2213 | static void *nested_svm_map(struct vcpu_svm *svm, u64 gpa, struct page **_page) |
34f80cfa JR |
2214 | { |
2215 | struct page *page; | |
2216 | ||
6c3bd3d7 JR |
2217 | might_sleep(); |
2218 | ||
54bf36aa | 2219 | page = kvm_vcpu_gfn_to_page(&svm->vcpu, gpa >> PAGE_SHIFT); |
34f80cfa JR |
2220 | if (is_error_page(page)) |
2221 | goto error; | |
2222 | ||
7597f129 JR |
2223 | *_page = page; |
2224 | ||
2225 | return kmap(page); | |
34f80cfa JR |
2226 | |
2227 | error: | |
34f80cfa JR |
2228 | kvm_inject_gp(&svm->vcpu, 0); |
2229 | ||
2230 | return NULL; | |
2231 | } | |
2232 | ||
7597f129 | 2233 | static void nested_svm_unmap(struct page *page) |
34f80cfa | 2234 | { |
7597f129 | 2235 | kunmap(page); |
34f80cfa JR |
2236 | kvm_release_page_dirty(page); |
2237 | } | |
34f80cfa | 2238 | |
ce2ac085 JR |
2239 | static int nested_svm_intercept_ioio(struct vcpu_svm *svm) |
2240 | { | |
9bf41833 JK |
2241 | unsigned port, size, iopm_len; |
2242 | u16 val, mask; | |
2243 | u8 start_bit; | |
ce2ac085 | 2244 | u64 gpa; |
34f80cfa | 2245 | |
ce2ac085 JR |
2246 | if (!(svm->nested.intercept & (1ULL << INTERCEPT_IOIO_PROT))) |
2247 | return NESTED_EXIT_HOST; | |
34f80cfa | 2248 | |
ce2ac085 | 2249 | port = svm->vmcb->control.exit_info_1 >> 16; |
9bf41833 JK |
2250 | size = (svm->vmcb->control.exit_info_1 & SVM_IOIO_SIZE_MASK) >> |
2251 | SVM_IOIO_SIZE_SHIFT; | |
ce2ac085 | 2252 | gpa = svm->nested.vmcb_iopm + (port / 8); |
9bf41833 JK |
2253 | start_bit = port % 8; |
2254 | iopm_len = (start_bit + size > 8) ? 2 : 1; | |
2255 | mask = (0xf >> (4 - size)) << start_bit; | |
2256 | val = 0; | |
ce2ac085 | 2257 | |
54bf36aa | 2258 | if (kvm_vcpu_read_guest(&svm->vcpu, gpa, &val, iopm_len)) |
9bf41833 | 2259 | return NESTED_EXIT_DONE; |
ce2ac085 | 2260 | |
9bf41833 | 2261 | return (val & mask) ? NESTED_EXIT_DONE : NESTED_EXIT_HOST; |
34f80cfa JR |
2262 | } |
2263 | ||
d2477826 | 2264 | static int nested_svm_exit_handled_msr(struct vcpu_svm *svm) |
4c2161ae | 2265 | { |
0d6b3537 JR |
2266 | u32 offset, msr, value; |
2267 | int write, mask; | |
4c2161ae | 2268 | |
3d62d9aa | 2269 | if (!(svm->nested.intercept & (1ULL << INTERCEPT_MSR_PROT))) |
d2477826 | 2270 | return NESTED_EXIT_HOST; |
3d62d9aa | 2271 | |
0d6b3537 JR |
2272 | msr = svm->vcpu.arch.regs[VCPU_REGS_RCX]; |
2273 | offset = svm_msrpm_offset(msr); | |
2274 | write = svm->vmcb->control.exit_info_1 & 1; | |
2275 | mask = 1 << ((2 * (msr & 0xf)) + write); | |
3d62d9aa | 2276 | |
0d6b3537 JR |
2277 | if (offset == MSR_INVALID) |
2278 | return NESTED_EXIT_DONE; | |
4c2161ae | 2279 | |
0d6b3537 JR |
2280 | /* Offset is in 32 bit units but need in 8 bit units */ |
2281 | offset *= 4; | |
4c2161ae | 2282 | |
54bf36aa | 2283 | if (kvm_vcpu_read_guest(&svm->vcpu, svm->nested.vmcb_msrpm + offset, &value, 4)) |
0d6b3537 | 2284 | return NESTED_EXIT_DONE; |
3d62d9aa | 2285 | |
0d6b3537 | 2286 | return (value & mask) ? NESTED_EXIT_DONE : NESTED_EXIT_HOST; |
4c2161ae JR |
2287 | } |
2288 | ||
410e4d57 | 2289 | static int nested_svm_exit_special(struct vcpu_svm *svm) |
cf74a78b | 2290 | { |
cf74a78b | 2291 | u32 exit_code = svm->vmcb->control.exit_code; |
4c2161ae | 2292 | |
410e4d57 JR |
2293 | switch (exit_code) { |
2294 | case SVM_EXIT_INTR: | |
2295 | case SVM_EXIT_NMI: | |
ff47a49b | 2296 | case SVM_EXIT_EXCP_BASE + MC_VECTOR: |
410e4d57 | 2297 | return NESTED_EXIT_HOST; |
410e4d57 | 2298 | case SVM_EXIT_NPF: |
e0231715 | 2299 | /* For now we are always handling NPFs when using them */ |
410e4d57 JR |
2300 | if (npt_enabled) |
2301 | return NESTED_EXIT_HOST; | |
2302 | break; | |
410e4d57 | 2303 | case SVM_EXIT_EXCP_BASE + PF_VECTOR: |
631bc487 GN |
2304 | /* When we're shadowing, trap PFs, but not async PF */ |
2305 | if (!npt_enabled && svm->apf_reason == 0) | |
410e4d57 JR |
2306 | return NESTED_EXIT_HOST; |
2307 | break; | |
66a562f7 JR |
2308 | case SVM_EXIT_EXCP_BASE + NM_VECTOR: |
2309 | nm_interception(svm); | |
2310 | break; | |
410e4d57 JR |
2311 | default: |
2312 | break; | |
cf74a78b AG |
2313 | } |
2314 | ||
410e4d57 JR |
2315 | return NESTED_EXIT_CONTINUE; |
2316 | } | |
2317 | ||
2318 | /* | |
2319 | * If this function returns true, this #vmexit was already handled | |
2320 | */ | |
b8e88bc8 | 2321 | static int nested_svm_intercept(struct vcpu_svm *svm) |
410e4d57 JR |
2322 | { |
2323 | u32 exit_code = svm->vmcb->control.exit_code; | |
2324 | int vmexit = NESTED_EXIT_HOST; | |
2325 | ||
cf74a78b | 2326 | switch (exit_code) { |
9c4e40b9 | 2327 | case SVM_EXIT_MSR: |
3d62d9aa | 2328 | vmexit = nested_svm_exit_handled_msr(svm); |
9c4e40b9 | 2329 | break; |
ce2ac085 JR |
2330 | case SVM_EXIT_IOIO: |
2331 | vmexit = nested_svm_intercept_ioio(svm); | |
2332 | break; | |
4ee546b4 RJ |
2333 | case SVM_EXIT_READ_CR0 ... SVM_EXIT_WRITE_CR8: { |
2334 | u32 bit = 1U << (exit_code - SVM_EXIT_READ_CR0); | |
2335 | if (svm->nested.intercept_cr & bit) | |
410e4d57 | 2336 | vmexit = NESTED_EXIT_DONE; |
cf74a78b AG |
2337 | break; |
2338 | } | |
3aed041a JR |
2339 | case SVM_EXIT_READ_DR0 ... SVM_EXIT_WRITE_DR7: { |
2340 | u32 bit = 1U << (exit_code - SVM_EXIT_READ_DR0); | |
2341 | if (svm->nested.intercept_dr & bit) | |
410e4d57 | 2342 | vmexit = NESTED_EXIT_DONE; |
cf74a78b AG |
2343 | break; |
2344 | } | |
2345 | case SVM_EXIT_EXCP_BASE ... SVM_EXIT_EXCP_BASE + 0x1f: { | |
2346 | u32 excp_bits = 1 << (exit_code - SVM_EXIT_EXCP_BASE); | |
aad42c64 | 2347 | if (svm->nested.intercept_exceptions & excp_bits) |
410e4d57 | 2348 | vmexit = NESTED_EXIT_DONE; |
631bc487 GN |
2349 | /* async page fault always cause vmexit */ |
2350 | else if ((exit_code == SVM_EXIT_EXCP_BASE + PF_VECTOR) && | |
2351 | svm->apf_reason != 0) | |
2352 | vmexit = NESTED_EXIT_DONE; | |
cf74a78b AG |
2353 | break; |
2354 | } | |
228070b1 JR |
2355 | case SVM_EXIT_ERR: { |
2356 | vmexit = NESTED_EXIT_DONE; | |
2357 | break; | |
2358 | } | |
cf74a78b AG |
2359 | default: { |
2360 | u64 exit_bits = 1ULL << (exit_code - SVM_EXIT_INTR); | |
aad42c64 | 2361 | if (svm->nested.intercept & exit_bits) |
410e4d57 | 2362 | vmexit = NESTED_EXIT_DONE; |
cf74a78b AG |
2363 | } |
2364 | } | |
2365 | ||
b8e88bc8 JR |
2366 | return vmexit; |
2367 | } | |
2368 | ||
2369 | static int nested_svm_exit_handled(struct vcpu_svm *svm) | |
2370 | { | |
2371 | int vmexit; | |
2372 | ||
2373 | vmexit = nested_svm_intercept(svm); | |
2374 | ||
2375 | if (vmexit == NESTED_EXIT_DONE) | |
9c4e40b9 | 2376 | nested_svm_vmexit(svm); |
9c4e40b9 JR |
2377 | |
2378 | return vmexit; | |
cf74a78b AG |
2379 | } |
2380 | ||
0460a979 JR |
2381 | static inline void copy_vmcb_control_area(struct vmcb *dst_vmcb, struct vmcb *from_vmcb) |
2382 | { | |
2383 | struct vmcb_control_area *dst = &dst_vmcb->control; | |
2384 | struct vmcb_control_area *from = &from_vmcb->control; | |
2385 | ||
4ee546b4 | 2386 | dst->intercept_cr = from->intercept_cr; |
3aed041a | 2387 | dst->intercept_dr = from->intercept_dr; |
0460a979 JR |
2388 | dst->intercept_exceptions = from->intercept_exceptions; |
2389 | dst->intercept = from->intercept; | |
2390 | dst->iopm_base_pa = from->iopm_base_pa; | |
2391 | dst->msrpm_base_pa = from->msrpm_base_pa; | |
2392 | dst->tsc_offset = from->tsc_offset; | |
2393 | dst->asid = from->asid; | |
2394 | dst->tlb_ctl = from->tlb_ctl; | |
2395 | dst->int_ctl = from->int_ctl; | |
2396 | dst->int_vector = from->int_vector; | |
2397 | dst->int_state = from->int_state; | |
2398 | dst->exit_code = from->exit_code; | |
2399 | dst->exit_code_hi = from->exit_code_hi; | |
2400 | dst->exit_info_1 = from->exit_info_1; | |
2401 | dst->exit_info_2 = from->exit_info_2; | |
2402 | dst->exit_int_info = from->exit_int_info; | |
2403 | dst->exit_int_info_err = from->exit_int_info_err; | |
2404 | dst->nested_ctl = from->nested_ctl; | |
2405 | dst->event_inj = from->event_inj; | |
2406 | dst->event_inj_err = from->event_inj_err; | |
2407 | dst->nested_cr3 = from->nested_cr3; | |
2408 | dst->lbr_ctl = from->lbr_ctl; | |
2409 | } | |
2410 | ||
34f80cfa | 2411 | static int nested_svm_vmexit(struct vcpu_svm *svm) |
cf74a78b | 2412 | { |
34f80cfa | 2413 | struct vmcb *nested_vmcb; |
e6aa9abd | 2414 | struct vmcb *hsave = svm->nested.hsave; |
33740e40 | 2415 | struct vmcb *vmcb = svm->vmcb; |
7597f129 | 2416 | struct page *page; |
cf74a78b | 2417 | |
17897f36 JR |
2418 | trace_kvm_nested_vmexit_inject(vmcb->control.exit_code, |
2419 | vmcb->control.exit_info_1, | |
2420 | vmcb->control.exit_info_2, | |
2421 | vmcb->control.exit_int_info, | |
e097e5ff SH |
2422 | vmcb->control.exit_int_info_err, |
2423 | KVM_ISA_SVM); | |
17897f36 | 2424 | |
7597f129 | 2425 | nested_vmcb = nested_svm_map(svm, svm->nested.vmcb, &page); |
34f80cfa JR |
2426 | if (!nested_vmcb) |
2427 | return 1; | |
2428 | ||
2030753d JR |
2429 | /* Exit Guest-Mode */ |
2430 | leave_guest_mode(&svm->vcpu); | |
06fc7772 JR |
2431 | svm->nested.vmcb = 0; |
2432 | ||
cf74a78b | 2433 | /* Give the current vmcb to the guest */ |
33740e40 JR |
2434 | disable_gif(svm); |
2435 | ||
2436 | nested_vmcb->save.es = vmcb->save.es; | |
2437 | nested_vmcb->save.cs = vmcb->save.cs; | |
2438 | nested_vmcb->save.ss = vmcb->save.ss; | |
2439 | nested_vmcb->save.ds = vmcb->save.ds; | |
2440 | nested_vmcb->save.gdtr = vmcb->save.gdtr; | |
2441 | nested_vmcb->save.idtr = vmcb->save.idtr; | |
3f6a9d16 | 2442 | nested_vmcb->save.efer = svm->vcpu.arch.efer; |
cdbbdc12 | 2443 | nested_vmcb->save.cr0 = kvm_read_cr0(&svm->vcpu); |
9f8fe504 | 2444 | nested_vmcb->save.cr3 = kvm_read_cr3(&svm->vcpu); |
33740e40 | 2445 | nested_vmcb->save.cr2 = vmcb->save.cr2; |
cdbbdc12 | 2446 | nested_vmcb->save.cr4 = svm->vcpu.arch.cr4; |
f6e78475 | 2447 | nested_vmcb->save.rflags = kvm_get_rflags(&svm->vcpu); |
33740e40 JR |
2448 | nested_vmcb->save.rip = vmcb->save.rip; |
2449 | nested_vmcb->save.rsp = vmcb->save.rsp; | |
2450 | nested_vmcb->save.rax = vmcb->save.rax; | |
2451 | nested_vmcb->save.dr7 = vmcb->save.dr7; | |
2452 | nested_vmcb->save.dr6 = vmcb->save.dr6; | |
2453 | nested_vmcb->save.cpl = vmcb->save.cpl; | |
2454 | ||
2455 | nested_vmcb->control.int_ctl = vmcb->control.int_ctl; | |
2456 | nested_vmcb->control.int_vector = vmcb->control.int_vector; | |
2457 | nested_vmcb->control.int_state = vmcb->control.int_state; | |
2458 | nested_vmcb->control.exit_code = vmcb->control.exit_code; | |
2459 | nested_vmcb->control.exit_code_hi = vmcb->control.exit_code_hi; | |
2460 | nested_vmcb->control.exit_info_1 = vmcb->control.exit_info_1; | |
2461 | nested_vmcb->control.exit_info_2 = vmcb->control.exit_info_2; | |
2462 | nested_vmcb->control.exit_int_info = vmcb->control.exit_int_info; | |
2463 | nested_vmcb->control.exit_int_info_err = vmcb->control.exit_int_info_err; | |
7a190667 | 2464 | nested_vmcb->control.next_rip = vmcb->control.next_rip; |
8d23c466 AG |
2465 | |
2466 | /* | |
2467 | * If we emulate a VMRUN/#VMEXIT in the same host #vmexit cycle we have | |
2468 | * to make sure that we do not lose injected events. So check event_inj | |
2469 | * here and copy it to exit_int_info if it is valid. | |
2470 | * Exit_int_info and event_inj can't be both valid because the case | |
2471 | * below only happens on a VMRUN instruction intercept which has | |
2472 | * no valid exit_int_info set. | |
2473 | */ | |
2474 | if (vmcb->control.event_inj & SVM_EVTINJ_VALID) { | |
2475 | struct vmcb_control_area *nc = &nested_vmcb->control; | |
2476 | ||
2477 | nc->exit_int_info = vmcb->control.event_inj; | |
2478 | nc->exit_int_info_err = vmcb->control.event_inj_err; | |
2479 | } | |
2480 | ||
33740e40 JR |
2481 | nested_vmcb->control.tlb_ctl = 0; |
2482 | nested_vmcb->control.event_inj = 0; | |
2483 | nested_vmcb->control.event_inj_err = 0; | |
cf74a78b AG |
2484 | |
2485 | /* We always set V_INTR_MASKING and remember the old value in hflags */ | |
2486 | if (!(svm->vcpu.arch.hflags & HF_VINTR_MASK)) | |
2487 | nested_vmcb->control.int_ctl &= ~V_INTR_MASKING_MASK; | |
2488 | ||
cf74a78b | 2489 | /* Restore the original control entries */ |
0460a979 | 2490 | copy_vmcb_control_area(vmcb, hsave); |
cf74a78b | 2491 | |
219b65dc AG |
2492 | kvm_clear_exception_queue(&svm->vcpu); |
2493 | kvm_clear_interrupt_queue(&svm->vcpu); | |
cf74a78b | 2494 | |
4b16184c JR |
2495 | svm->nested.nested_cr3 = 0; |
2496 | ||
cf74a78b AG |
2497 | /* Restore selected save entries */ |
2498 | svm->vmcb->save.es = hsave->save.es; | |
2499 | svm->vmcb->save.cs = hsave->save.cs; | |
2500 | svm->vmcb->save.ss = hsave->save.ss; | |
2501 | svm->vmcb->save.ds = hsave->save.ds; | |
2502 | svm->vmcb->save.gdtr = hsave->save.gdtr; | |
2503 | svm->vmcb->save.idtr = hsave->save.idtr; | |
f6e78475 | 2504 | kvm_set_rflags(&svm->vcpu, hsave->save.rflags); |
cf74a78b AG |
2505 | svm_set_efer(&svm->vcpu, hsave->save.efer); |
2506 | svm_set_cr0(&svm->vcpu, hsave->save.cr0 | X86_CR0_PE); | |
2507 | svm_set_cr4(&svm->vcpu, hsave->save.cr4); | |
2508 | if (npt_enabled) { | |
2509 | svm->vmcb->save.cr3 = hsave->save.cr3; | |
2510 | svm->vcpu.arch.cr3 = hsave->save.cr3; | |
2511 | } else { | |
2390218b | 2512 | (void)kvm_set_cr3(&svm->vcpu, hsave->save.cr3); |
cf74a78b AG |
2513 | } |
2514 | kvm_register_write(&svm->vcpu, VCPU_REGS_RAX, hsave->save.rax); | |
2515 | kvm_register_write(&svm->vcpu, VCPU_REGS_RSP, hsave->save.rsp); | |
2516 | kvm_register_write(&svm->vcpu, VCPU_REGS_RIP, hsave->save.rip); | |
2517 | svm->vmcb->save.dr7 = 0; | |
2518 | svm->vmcb->save.cpl = 0; | |
2519 | svm->vmcb->control.exit_int_info = 0; | |
2520 | ||
8d28fec4 RJ |
2521 | mark_all_dirty(svm->vmcb); |
2522 | ||
7597f129 | 2523 | nested_svm_unmap(page); |
cf74a78b | 2524 | |
4b16184c | 2525 | nested_svm_uninit_mmu_context(&svm->vcpu); |
cf74a78b AG |
2526 | kvm_mmu_reset_context(&svm->vcpu); |
2527 | kvm_mmu_load(&svm->vcpu); | |
2528 | ||
2529 | return 0; | |
2530 | } | |
3d6368ef | 2531 | |
9738b2c9 | 2532 | static bool nested_svm_vmrun_msrpm(struct vcpu_svm *svm) |
3d6368ef | 2533 | { |
323c3d80 JR |
2534 | /* |
2535 | * This function merges the msr permission bitmaps of kvm and the | |
c5ec2e56 | 2536 | * nested vmcb. It is optimized in that it only merges the parts where |
323c3d80 JR |
2537 | * the kvm msr permission bitmap may contain zero bits |
2538 | */ | |
3d6368ef | 2539 | int i; |
9738b2c9 | 2540 | |
323c3d80 JR |
2541 | if (!(svm->nested.intercept & (1ULL << INTERCEPT_MSR_PROT))) |
2542 | return true; | |
9738b2c9 | 2543 | |
323c3d80 JR |
2544 | for (i = 0; i < MSRPM_OFFSETS; i++) { |
2545 | u32 value, p; | |
2546 | u64 offset; | |
9738b2c9 | 2547 | |
323c3d80 JR |
2548 | if (msrpm_offsets[i] == 0xffffffff) |
2549 | break; | |
3d6368ef | 2550 | |
0d6b3537 JR |
2551 | p = msrpm_offsets[i]; |
2552 | offset = svm->nested.vmcb_msrpm + (p * 4); | |
323c3d80 | 2553 | |
54bf36aa | 2554 | if (kvm_vcpu_read_guest(&svm->vcpu, offset, &value, 4)) |
323c3d80 JR |
2555 | return false; |
2556 | ||
2557 | svm->nested.msrpm[p] = svm->msrpm[p] | value; | |
2558 | } | |
3d6368ef | 2559 | |
323c3d80 | 2560 | svm->vmcb->control.msrpm_base_pa = __pa(svm->nested.msrpm); |
9738b2c9 JR |
2561 | |
2562 | return true; | |
3d6368ef AG |
2563 | } |
2564 | ||
52c65a30 JR |
2565 | static bool nested_vmcb_checks(struct vmcb *vmcb) |
2566 | { | |
2567 | if ((vmcb->control.intercept & (1ULL << INTERCEPT_VMRUN)) == 0) | |
2568 | return false; | |
2569 | ||
dbe77584 JR |
2570 | if (vmcb->control.asid == 0) |
2571 | return false; | |
2572 | ||
4b16184c JR |
2573 | if (vmcb->control.nested_ctl && !npt_enabled) |
2574 | return false; | |
2575 | ||
52c65a30 JR |
2576 | return true; |
2577 | } | |
2578 | ||
9738b2c9 | 2579 | static bool nested_svm_vmrun(struct vcpu_svm *svm) |
3d6368ef | 2580 | { |
9738b2c9 | 2581 | struct vmcb *nested_vmcb; |
e6aa9abd | 2582 | struct vmcb *hsave = svm->nested.hsave; |
defbba56 | 2583 | struct vmcb *vmcb = svm->vmcb; |
7597f129 | 2584 | struct page *page; |
06fc7772 | 2585 | u64 vmcb_gpa; |
3d6368ef | 2586 | |
06fc7772 | 2587 | vmcb_gpa = svm->vmcb->save.rax; |
3d6368ef | 2588 | |
7597f129 | 2589 | nested_vmcb = nested_svm_map(svm, svm->vmcb->save.rax, &page); |
9738b2c9 JR |
2590 | if (!nested_vmcb) |
2591 | return false; | |
2592 | ||
52c65a30 JR |
2593 | if (!nested_vmcb_checks(nested_vmcb)) { |
2594 | nested_vmcb->control.exit_code = SVM_EXIT_ERR; | |
2595 | nested_vmcb->control.exit_code_hi = 0; | |
2596 | nested_vmcb->control.exit_info_1 = 0; | |
2597 | nested_vmcb->control.exit_info_2 = 0; | |
2598 | ||
2599 | nested_svm_unmap(page); | |
2600 | ||
2601 | return false; | |
2602 | } | |
2603 | ||
b75f4eb3 | 2604 | trace_kvm_nested_vmrun(svm->vmcb->save.rip, vmcb_gpa, |
0ac406de JR |
2605 | nested_vmcb->save.rip, |
2606 | nested_vmcb->control.int_ctl, | |
2607 | nested_vmcb->control.event_inj, | |
2608 | nested_vmcb->control.nested_ctl); | |
2609 | ||
4ee546b4 RJ |
2610 | trace_kvm_nested_intercepts(nested_vmcb->control.intercept_cr & 0xffff, |
2611 | nested_vmcb->control.intercept_cr >> 16, | |
2e554e8d JR |
2612 | nested_vmcb->control.intercept_exceptions, |
2613 | nested_vmcb->control.intercept); | |
2614 | ||
3d6368ef | 2615 | /* Clear internal status */ |
219b65dc AG |
2616 | kvm_clear_exception_queue(&svm->vcpu); |
2617 | kvm_clear_interrupt_queue(&svm->vcpu); | |
3d6368ef | 2618 | |
e0231715 JR |
2619 | /* |
2620 | * Save the old vmcb, so we don't need to pick what we save, but can | |
2621 | * restore everything when a VMEXIT occurs | |
2622 | */ | |
defbba56 JR |
2623 | hsave->save.es = vmcb->save.es; |
2624 | hsave->save.cs = vmcb->save.cs; | |
2625 | hsave->save.ss = vmcb->save.ss; | |
2626 | hsave->save.ds = vmcb->save.ds; | |
2627 | hsave->save.gdtr = vmcb->save.gdtr; | |
2628 | hsave->save.idtr = vmcb->save.idtr; | |
f6801dff | 2629 | hsave->save.efer = svm->vcpu.arch.efer; |
4d4ec087 | 2630 | hsave->save.cr0 = kvm_read_cr0(&svm->vcpu); |
defbba56 | 2631 | hsave->save.cr4 = svm->vcpu.arch.cr4; |
f6e78475 | 2632 | hsave->save.rflags = kvm_get_rflags(&svm->vcpu); |
b75f4eb3 | 2633 | hsave->save.rip = kvm_rip_read(&svm->vcpu); |
defbba56 JR |
2634 | hsave->save.rsp = vmcb->save.rsp; |
2635 | hsave->save.rax = vmcb->save.rax; | |
2636 | if (npt_enabled) | |
2637 | hsave->save.cr3 = vmcb->save.cr3; | |
2638 | else | |
9f8fe504 | 2639 | hsave->save.cr3 = kvm_read_cr3(&svm->vcpu); |
defbba56 | 2640 | |
0460a979 | 2641 | copy_vmcb_control_area(hsave, vmcb); |
3d6368ef | 2642 | |
f6e78475 | 2643 | if (kvm_get_rflags(&svm->vcpu) & X86_EFLAGS_IF) |
3d6368ef AG |
2644 | svm->vcpu.arch.hflags |= HF_HIF_MASK; |
2645 | else | |
2646 | svm->vcpu.arch.hflags &= ~HF_HIF_MASK; | |
2647 | ||
4b16184c JR |
2648 | if (nested_vmcb->control.nested_ctl) { |
2649 | kvm_mmu_unload(&svm->vcpu); | |
2650 | svm->nested.nested_cr3 = nested_vmcb->control.nested_cr3; | |
2651 | nested_svm_init_mmu_context(&svm->vcpu); | |
2652 | } | |
2653 | ||
3d6368ef AG |
2654 | /* Load the nested guest state */ |
2655 | svm->vmcb->save.es = nested_vmcb->save.es; | |
2656 | svm->vmcb->save.cs = nested_vmcb->save.cs; | |
2657 | svm->vmcb->save.ss = nested_vmcb->save.ss; | |
2658 | svm->vmcb->save.ds = nested_vmcb->save.ds; | |
2659 | svm->vmcb->save.gdtr = nested_vmcb->save.gdtr; | |
2660 | svm->vmcb->save.idtr = nested_vmcb->save.idtr; | |
f6e78475 | 2661 | kvm_set_rflags(&svm->vcpu, nested_vmcb->save.rflags); |
3d6368ef AG |
2662 | svm_set_efer(&svm->vcpu, nested_vmcb->save.efer); |
2663 | svm_set_cr0(&svm->vcpu, nested_vmcb->save.cr0); | |
2664 | svm_set_cr4(&svm->vcpu, nested_vmcb->save.cr4); | |
2665 | if (npt_enabled) { | |
2666 | svm->vmcb->save.cr3 = nested_vmcb->save.cr3; | |
2667 | svm->vcpu.arch.cr3 = nested_vmcb->save.cr3; | |
0e5cbe36 | 2668 | } else |
2390218b | 2669 | (void)kvm_set_cr3(&svm->vcpu, nested_vmcb->save.cr3); |
0e5cbe36 JR |
2670 | |
2671 | /* Guest paging mode is active - reset mmu */ | |
2672 | kvm_mmu_reset_context(&svm->vcpu); | |
2673 | ||
defbba56 | 2674 | svm->vmcb->save.cr2 = svm->vcpu.arch.cr2 = nested_vmcb->save.cr2; |
3d6368ef AG |
2675 | kvm_register_write(&svm->vcpu, VCPU_REGS_RAX, nested_vmcb->save.rax); |
2676 | kvm_register_write(&svm->vcpu, VCPU_REGS_RSP, nested_vmcb->save.rsp); | |
2677 | kvm_register_write(&svm->vcpu, VCPU_REGS_RIP, nested_vmcb->save.rip); | |
e0231715 | 2678 | |
3d6368ef AG |
2679 | /* In case we don't even reach vcpu_run, the fields are not updated */ |
2680 | svm->vmcb->save.rax = nested_vmcb->save.rax; | |
2681 | svm->vmcb->save.rsp = nested_vmcb->save.rsp; | |
2682 | svm->vmcb->save.rip = nested_vmcb->save.rip; | |
2683 | svm->vmcb->save.dr7 = nested_vmcb->save.dr7; | |
2684 | svm->vmcb->save.dr6 = nested_vmcb->save.dr6; | |
2685 | svm->vmcb->save.cpl = nested_vmcb->save.cpl; | |
2686 | ||
f7138538 | 2687 | svm->nested.vmcb_msrpm = nested_vmcb->control.msrpm_base_pa & ~0x0fffULL; |
ce2ac085 | 2688 | svm->nested.vmcb_iopm = nested_vmcb->control.iopm_base_pa & ~0x0fffULL; |
3d6368ef | 2689 | |
aad42c64 | 2690 | /* cache intercepts */ |
4ee546b4 | 2691 | svm->nested.intercept_cr = nested_vmcb->control.intercept_cr; |
3aed041a | 2692 | svm->nested.intercept_dr = nested_vmcb->control.intercept_dr; |
aad42c64 JR |
2693 | svm->nested.intercept_exceptions = nested_vmcb->control.intercept_exceptions; |
2694 | svm->nested.intercept = nested_vmcb->control.intercept; | |
2695 | ||
f40f6a45 | 2696 | svm_flush_tlb(&svm->vcpu); |
3d6368ef | 2697 | svm->vmcb->control.int_ctl = nested_vmcb->control.int_ctl | V_INTR_MASKING_MASK; |
3d6368ef AG |
2698 | if (nested_vmcb->control.int_ctl & V_INTR_MASKING_MASK) |
2699 | svm->vcpu.arch.hflags |= HF_VINTR_MASK; | |
2700 | else | |
2701 | svm->vcpu.arch.hflags &= ~HF_VINTR_MASK; | |
2702 | ||
88ab24ad JR |
2703 | if (svm->vcpu.arch.hflags & HF_VINTR_MASK) { |
2704 | /* We only want the cr8 intercept bits of the guest */ | |
4ee546b4 RJ |
2705 | clr_cr_intercept(svm, INTERCEPT_CR8_READ); |
2706 | clr_cr_intercept(svm, INTERCEPT_CR8_WRITE); | |
88ab24ad JR |
2707 | } |
2708 | ||
0d945bd9 | 2709 | /* We don't want to see VMMCALLs from a nested guest */ |
8a05a1b8 | 2710 | clr_intercept(svm, INTERCEPT_VMMCALL); |
0d945bd9 | 2711 | |
88ab24ad | 2712 | svm->vmcb->control.lbr_ctl = nested_vmcb->control.lbr_ctl; |
3d6368ef AG |
2713 | svm->vmcb->control.int_vector = nested_vmcb->control.int_vector; |
2714 | svm->vmcb->control.int_state = nested_vmcb->control.int_state; | |
2715 | svm->vmcb->control.tsc_offset += nested_vmcb->control.tsc_offset; | |
3d6368ef AG |
2716 | svm->vmcb->control.event_inj = nested_vmcb->control.event_inj; |
2717 | svm->vmcb->control.event_inj_err = nested_vmcb->control.event_inj_err; | |
2718 | ||
7597f129 | 2719 | nested_svm_unmap(page); |
9738b2c9 | 2720 | |
2030753d JR |
2721 | /* Enter Guest-Mode */ |
2722 | enter_guest_mode(&svm->vcpu); | |
2723 | ||
384c6368 JR |
2724 | /* |
2725 | * Merge guest and host intercepts - must be called with vcpu in | |
2726 | * guest-mode to take affect here | |
2727 | */ | |
2728 | recalc_intercepts(svm); | |
2729 | ||
06fc7772 | 2730 | svm->nested.vmcb = vmcb_gpa; |
9738b2c9 | 2731 | |
2af9194d | 2732 | enable_gif(svm); |
3d6368ef | 2733 | |
8d28fec4 RJ |
2734 | mark_all_dirty(svm->vmcb); |
2735 | ||
9738b2c9 | 2736 | return true; |
3d6368ef AG |
2737 | } |
2738 | ||
9966bf68 | 2739 | static void nested_svm_vmloadsave(struct vmcb *from_vmcb, struct vmcb *to_vmcb) |
5542675b AG |
2740 | { |
2741 | to_vmcb->save.fs = from_vmcb->save.fs; | |
2742 | to_vmcb->save.gs = from_vmcb->save.gs; | |
2743 | to_vmcb->save.tr = from_vmcb->save.tr; | |
2744 | to_vmcb->save.ldtr = from_vmcb->save.ldtr; | |
2745 | to_vmcb->save.kernel_gs_base = from_vmcb->save.kernel_gs_base; | |
2746 | to_vmcb->save.star = from_vmcb->save.star; | |
2747 | to_vmcb->save.lstar = from_vmcb->save.lstar; | |
2748 | to_vmcb->save.cstar = from_vmcb->save.cstar; | |
2749 | to_vmcb->save.sfmask = from_vmcb->save.sfmask; | |
2750 | to_vmcb->save.sysenter_cs = from_vmcb->save.sysenter_cs; | |
2751 | to_vmcb->save.sysenter_esp = from_vmcb->save.sysenter_esp; | |
2752 | to_vmcb->save.sysenter_eip = from_vmcb->save.sysenter_eip; | |
5542675b AG |
2753 | } |
2754 | ||
851ba692 | 2755 | static int vmload_interception(struct vcpu_svm *svm) |
5542675b | 2756 | { |
9966bf68 | 2757 | struct vmcb *nested_vmcb; |
7597f129 | 2758 | struct page *page; |
9966bf68 | 2759 | |
5542675b AG |
2760 | if (nested_svm_check_permissions(svm)) |
2761 | return 1; | |
2762 | ||
7597f129 | 2763 | nested_vmcb = nested_svm_map(svm, svm->vmcb->save.rax, &page); |
9966bf68 JR |
2764 | if (!nested_vmcb) |
2765 | return 1; | |
2766 | ||
e3e9ed3d JR |
2767 | svm->next_rip = kvm_rip_read(&svm->vcpu) + 3; |
2768 | skip_emulated_instruction(&svm->vcpu); | |
2769 | ||
9966bf68 | 2770 | nested_svm_vmloadsave(nested_vmcb, svm->vmcb); |
7597f129 | 2771 | nested_svm_unmap(page); |
5542675b AG |
2772 | |
2773 | return 1; | |
2774 | } | |
2775 | ||
851ba692 | 2776 | static int vmsave_interception(struct vcpu_svm *svm) |
5542675b | 2777 | { |
9966bf68 | 2778 | struct vmcb *nested_vmcb; |
7597f129 | 2779 | struct page *page; |
9966bf68 | 2780 | |
5542675b AG |
2781 | if (nested_svm_check_permissions(svm)) |
2782 | return 1; | |
2783 | ||
7597f129 | 2784 | nested_vmcb = nested_svm_map(svm, svm->vmcb->save.rax, &page); |
9966bf68 JR |
2785 | if (!nested_vmcb) |
2786 | return 1; | |
2787 | ||
e3e9ed3d JR |
2788 | svm->next_rip = kvm_rip_read(&svm->vcpu) + 3; |
2789 | skip_emulated_instruction(&svm->vcpu); | |
2790 | ||
9966bf68 | 2791 | nested_svm_vmloadsave(svm->vmcb, nested_vmcb); |
7597f129 | 2792 | nested_svm_unmap(page); |
5542675b AG |
2793 | |
2794 | return 1; | |
2795 | } | |
2796 | ||
851ba692 | 2797 | static int vmrun_interception(struct vcpu_svm *svm) |
3d6368ef | 2798 | { |
3d6368ef AG |
2799 | if (nested_svm_check_permissions(svm)) |
2800 | return 1; | |
2801 | ||
b75f4eb3 RJ |
2802 | /* Save rip after vmrun instruction */ |
2803 | kvm_rip_write(&svm->vcpu, kvm_rip_read(&svm->vcpu) + 3); | |
3d6368ef | 2804 | |
9738b2c9 | 2805 | if (!nested_svm_vmrun(svm)) |
3d6368ef AG |
2806 | return 1; |
2807 | ||
9738b2c9 | 2808 | if (!nested_svm_vmrun_msrpm(svm)) |
1f8da478 JR |
2809 | goto failed; |
2810 | ||
2811 | return 1; | |
2812 | ||
2813 | failed: | |
2814 | ||
2815 | svm->vmcb->control.exit_code = SVM_EXIT_ERR; | |
2816 | svm->vmcb->control.exit_code_hi = 0; | |
2817 | svm->vmcb->control.exit_info_1 = 0; | |
2818 | svm->vmcb->control.exit_info_2 = 0; | |
2819 | ||
2820 | nested_svm_vmexit(svm); | |
3d6368ef AG |
2821 | |
2822 | return 1; | |
2823 | } | |
2824 | ||
851ba692 | 2825 | static int stgi_interception(struct vcpu_svm *svm) |
1371d904 AG |
2826 | { |
2827 | if (nested_svm_check_permissions(svm)) | |
2828 | return 1; | |
2829 | ||
2830 | svm->next_rip = kvm_rip_read(&svm->vcpu) + 3; | |
2831 | skip_emulated_instruction(&svm->vcpu); | |
3842d135 | 2832 | kvm_make_request(KVM_REQ_EVENT, &svm->vcpu); |
1371d904 | 2833 | |
2af9194d | 2834 | enable_gif(svm); |
1371d904 AG |
2835 | |
2836 | return 1; | |
2837 | } | |
2838 | ||
851ba692 | 2839 | static int clgi_interception(struct vcpu_svm *svm) |
1371d904 AG |
2840 | { |
2841 | if (nested_svm_check_permissions(svm)) | |
2842 | return 1; | |
2843 | ||
2844 | svm->next_rip = kvm_rip_read(&svm->vcpu) + 3; | |
2845 | skip_emulated_instruction(&svm->vcpu); | |
2846 | ||
2af9194d | 2847 | disable_gif(svm); |
1371d904 AG |
2848 | |
2849 | /* After a CLGI no interrupts should come */ | |
2850 | svm_clear_vintr(svm); | |
2851 | svm->vmcb->control.int_ctl &= ~V_IRQ_MASK; | |
2852 | ||
decdbf6a JR |
2853 | mark_dirty(svm->vmcb, VMCB_INTR); |
2854 | ||
1371d904 AG |
2855 | return 1; |
2856 | } | |
2857 | ||
851ba692 | 2858 | static int invlpga_interception(struct vcpu_svm *svm) |
ff092385 AG |
2859 | { |
2860 | struct kvm_vcpu *vcpu = &svm->vcpu; | |
ff092385 | 2861 | |
668f198f DK |
2862 | trace_kvm_invlpga(svm->vmcb->save.rip, kvm_register_read(&svm->vcpu, VCPU_REGS_RCX), |
2863 | kvm_register_read(&svm->vcpu, VCPU_REGS_RAX)); | |
ec1ff790 | 2864 | |
ff092385 | 2865 | /* Let's treat INVLPGA the same as INVLPG (can be optimized!) */ |
668f198f | 2866 | kvm_mmu_invlpg(vcpu, kvm_register_read(&svm->vcpu, VCPU_REGS_RAX)); |
ff092385 AG |
2867 | |
2868 | svm->next_rip = kvm_rip_read(&svm->vcpu) + 3; | |
2869 | skip_emulated_instruction(&svm->vcpu); | |
2870 | return 1; | |
2871 | } | |
2872 | ||
532a46b9 JR |
2873 | static int skinit_interception(struct vcpu_svm *svm) |
2874 | { | |
668f198f | 2875 | trace_kvm_skinit(svm->vmcb->save.rip, kvm_register_read(&svm->vcpu, VCPU_REGS_RAX)); |
532a46b9 JR |
2876 | |
2877 | kvm_queue_exception(&svm->vcpu, UD_VECTOR); | |
2878 | return 1; | |
2879 | } | |
2880 | ||
dab429a7 DK |
2881 | static int wbinvd_interception(struct vcpu_svm *svm) |
2882 | { | |
2883 | kvm_emulate_wbinvd(&svm->vcpu); | |
2884 | return 1; | |
2885 | } | |
2886 | ||
81dd35d4 JR |
2887 | static int xsetbv_interception(struct vcpu_svm *svm) |
2888 | { | |
2889 | u64 new_bv = kvm_read_edx_eax(&svm->vcpu); | |
2890 | u32 index = kvm_register_read(&svm->vcpu, VCPU_REGS_RCX); | |
2891 | ||
2892 | if (kvm_set_xcr(&svm->vcpu, index, new_bv) == 0) { | |
2893 | svm->next_rip = kvm_rip_read(&svm->vcpu) + 3; | |
2894 | skip_emulated_instruction(&svm->vcpu); | |
2895 | } | |
2896 | ||
2897 | return 1; | |
2898 | } | |
2899 | ||
851ba692 | 2900 | static int task_switch_interception(struct vcpu_svm *svm) |
6aa8b732 | 2901 | { |
37817f29 | 2902 | u16 tss_selector; |
64a7ec06 GN |
2903 | int reason; |
2904 | int int_type = svm->vmcb->control.exit_int_info & | |
2905 | SVM_EXITINTINFO_TYPE_MASK; | |
8317c298 | 2906 | int int_vec = svm->vmcb->control.exit_int_info & SVM_EVTINJ_VEC_MASK; |
fe8e7f83 GN |
2907 | uint32_t type = |
2908 | svm->vmcb->control.exit_int_info & SVM_EXITINTINFO_TYPE_MASK; | |
2909 | uint32_t idt_v = | |
2910 | svm->vmcb->control.exit_int_info & SVM_EXITINTINFO_VALID; | |
e269fb21 JK |
2911 | bool has_error_code = false; |
2912 | u32 error_code = 0; | |
37817f29 IE |
2913 | |
2914 | tss_selector = (u16)svm->vmcb->control.exit_info_1; | |
64a7ec06 | 2915 | |
37817f29 IE |
2916 | if (svm->vmcb->control.exit_info_2 & |
2917 | (1ULL << SVM_EXITINFOSHIFT_TS_REASON_IRET)) | |
64a7ec06 GN |
2918 | reason = TASK_SWITCH_IRET; |
2919 | else if (svm->vmcb->control.exit_info_2 & | |
2920 | (1ULL << SVM_EXITINFOSHIFT_TS_REASON_JMP)) | |
2921 | reason = TASK_SWITCH_JMP; | |
fe8e7f83 | 2922 | else if (idt_v) |
64a7ec06 GN |
2923 | reason = TASK_SWITCH_GATE; |
2924 | else | |
2925 | reason = TASK_SWITCH_CALL; | |
2926 | ||
fe8e7f83 GN |
2927 | if (reason == TASK_SWITCH_GATE) { |
2928 | switch (type) { | |
2929 | case SVM_EXITINTINFO_TYPE_NMI: | |
2930 | svm->vcpu.arch.nmi_injected = false; | |
2931 | break; | |
2932 | case SVM_EXITINTINFO_TYPE_EXEPT: | |
e269fb21 JK |
2933 | if (svm->vmcb->control.exit_info_2 & |
2934 | (1ULL << SVM_EXITINFOSHIFT_TS_HAS_ERROR_CODE)) { | |
2935 | has_error_code = true; | |
2936 | error_code = | |
2937 | (u32)svm->vmcb->control.exit_info_2; | |
2938 | } | |
fe8e7f83 GN |
2939 | kvm_clear_exception_queue(&svm->vcpu); |
2940 | break; | |
2941 | case SVM_EXITINTINFO_TYPE_INTR: | |
2942 | kvm_clear_interrupt_queue(&svm->vcpu); | |
2943 | break; | |
2944 | default: | |
2945 | break; | |
2946 | } | |
2947 | } | |
64a7ec06 | 2948 | |
8317c298 GN |
2949 | if (reason != TASK_SWITCH_GATE || |
2950 | int_type == SVM_EXITINTINFO_TYPE_SOFT || | |
2951 | (int_type == SVM_EXITINTINFO_TYPE_EXEPT && | |
f629cf84 GN |
2952 | (int_vec == OF_VECTOR || int_vec == BP_VECTOR))) |
2953 | skip_emulated_instruction(&svm->vcpu); | |
64a7ec06 | 2954 | |
7f3d35fd KW |
2955 | if (int_type != SVM_EXITINTINFO_TYPE_SOFT) |
2956 | int_vec = -1; | |
2957 | ||
2958 | if (kvm_task_switch(&svm->vcpu, tss_selector, int_vec, reason, | |
acb54517 GN |
2959 | has_error_code, error_code) == EMULATE_FAIL) { |
2960 | svm->vcpu.run->exit_reason = KVM_EXIT_INTERNAL_ERROR; | |
2961 | svm->vcpu.run->internal.suberror = KVM_INTERNAL_ERROR_EMULATION; | |
2962 | svm->vcpu.run->internal.ndata = 0; | |
2963 | return 0; | |
2964 | } | |
2965 | return 1; | |
6aa8b732 AK |
2966 | } |
2967 | ||
851ba692 | 2968 | static int cpuid_interception(struct vcpu_svm *svm) |
6aa8b732 | 2969 | { |
5fdbf976 | 2970 | svm->next_rip = kvm_rip_read(&svm->vcpu) + 2; |
e756fc62 | 2971 | kvm_emulate_cpuid(&svm->vcpu); |
06465c5a | 2972 | return 1; |
6aa8b732 AK |
2973 | } |
2974 | ||
851ba692 | 2975 | static int iret_interception(struct vcpu_svm *svm) |
95ba8273 GN |
2976 | { |
2977 | ++svm->vcpu.stat.nmi_window_exits; | |
8a05a1b8 | 2978 | clr_intercept(svm, INTERCEPT_IRET); |
44c11430 | 2979 | svm->vcpu.arch.hflags |= HF_IRET_MASK; |
bd3d1ec3 | 2980 | svm->nmi_iret_rip = kvm_rip_read(&svm->vcpu); |
f303b4ce | 2981 | kvm_make_request(KVM_REQ_EVENT, &svm->vcpu); |
95ba8273 GN |
2982 | return 1; |
2983 | } | |
2984 | ||
851ba692 | 2985 | static int invlpg_interception(struct vcpu_svm *svm) |
a7052897 | 2986 | { |
df4f3108 AP |
2987 | if (!static_cpu_has(X86_FEATURE_DECODEASSISTS)) |
2988 | return emulate_instruction(&svm->vcpu, 0) == EMULATE_DONE; | |
2989 | ||
2990 | kvm_mmu_invlpg(&svm->vcpu, svm->vmcb->control.exit_info_1); | |
2991 | skip_emulated_instruction(&svm->vcpu); | |
2992 | return 1; | |
a7052897 MT |
2993 | } |
2994 | ||
851ba692 | 2995 | static int emulate_on_interception(struct vcpu_svm *svm) |
6aa8b732 | 2996 | { |
51d8b661 | 2997 | return emulate_instruction(&svm->vcpu, 0) == EMULATE_DONE; |
6aa8b732 AK |
2998 | } |
2999 | ||
332b56e4 AK |
3000 | static int rdpmc_interception(struct vcpu_svm *svm) |
3001 | { | |
3002 | int err; | |
3003 | ||
3004 | if (!static_cpu_has(X86_FEATURE_NRIPS)) | |
3005 | return emulate_on_interception(svm); | |
3006 | ||
3007 | err = kvm_rdpmc(&svm->vcpu); | |
3008 | kvm_complete_insn_gp(&svm->vcpu, err); | |
3009 | ||
3010 | return 1; | |
3011 | } | |
3012 | ||
52eb5a6d XL |
3013 | static bool check_selective_cr0_intercepted(struct vcpu_svm *svm, |
3014 | unsigned long val) | |
628afd2a JR |
3015 | { |
3016 | unsigned long cr0 = svm->vcpu.arch.cr0; | |
3017 | bool ret = false; | |
3018 | u64 intercept; | |
3019 | ||
3020 | intercept = svm->nested.intercept; | |
3021 | ||
3022 | if (!is_guest_mode(&svm->vcpu) || | |
3023 | (!(intercept & (1ULL << INTERCEPT_SELECTIVE_CR0)))) | |
3024 | return false; | |
3025 | ||
3026 | cr0 &= ~SVM_CR0_SELECTIVE_MASK; | |
3027 | val &= ~SVM_CR0_SELECTIVE_MASK; | |
3028 | ||
3029 | if (cr0 ^ val) { | |
3030 | svm->vmcb->control.exit_code = SVM_EXIT_CR0_SEL_WRITE; | |
3031 | ret = (nested_svm_exit_handled(svm) == NESTED_EXIT_DONE); | |
3032 | } | |
3033 | ||
3034 | return ret; | |
3035 | } | |
3036 | ||
7ff76d58 AP |
3037 | #define CR_VALID (1ULL << 63) |
3038 | ||
3039 | static int cr_interception(struct vcpu_svm *svm) | |
3040 | { | |
3041 | int reg, cr; | |
3042 | unsigned long val; | |
3043 | int err; | |
3044 | ||
3045 | if (!static_cpu_has(X86_FEATURE_DECODEASSISTS)) | |
3046 | return emulate_on_interception(svm); | |
3047 | ||
3048 | if (unlikely((svm->vmcb->control.exit_info_1 & CR_VALID) == 0)) | |
3049 | return emulate_on_interception(svm); | |
3050 | ||
3051 | reg = svm->vmcb->control.exit_info_1 & SVM_EXITINFO_REG_MASK; | |
5e57518d DK |
3052 | if (svm->vmcb->control.exit_code == SVM_EXIT_CR0_SEL_WRITE) |
3053 | cr = SVM_EXIT_WRITE_CR0 - SVM_EXIT_READ_CR0; | |
3054 | else | |
3055 | cr = svm->vmcb->control.exit_code - SVM_EXIT_READ_CR0; | |
7ff76d58 AP |
3056 | |
3057 | err = 0; | |
3058 | if (cr >= 16) { /* mov to cr */ | |
3059 | cr -= 16; | |
3060 | val = kvm_register_read(&svm->vcpu, reg); | |
3061 | switch (cr) { | |
3062 | case 0: | |
628afd2a JR |
3063 | if (!check_selective_cr0_intercepted(svm, val)) |
3064 | err = kvm_set_cr0(&svm->vcpu, val); | |
977b2d03 JR |
3065 | else |
3066 | return 1; | |
3067 | ||
7ff76d58 AP |
3068 | break; |
3069 | case 3: | |
3070 | err = kvm_set_cr3(&svm->vcpu, val); | |
3071 | break; | |
3072 | case 4: | |
3073 | err = kvm_set_cr4(&svm->vcpu, val); | |
3074 | break; | |
3075 | case 8: | |
3076 | err = kvm_set_cr8(&svm->vcpu, val); | |
3077 | break; | |
3078 | default: | |
3079 | WARN(1, "unhandled write to CR%d", cr); | |
3080 | kvm_queue_exception(&svm->vcpu, UD_VECTOR); | |
3081 | return 1; | |
3082 | } | |
3083 | } else { /* mov from cr */ | |
3084 | switch (cr) { | |
3085 | case 0: | |
3086 | val = kvm_read_cr0(&svm->vcpu); | |
3087 | break; | |
3088 | case 2: | |
3089 | val = svm->vcpu.arch.cr2; | |
3090 | break; | |
3091 | case 3: | |
9f8fe504 | 3092 | val = kvm_read_cr3(&svm->vcpu); |
7ff76d58 AP |
3093 | break; |
3094 | case 4: | |
3095 | val = kvm_read_cr4(&svm->vcpu); | |
3096 | break; | |
3097 | case 8: | |
3098 | val = kvm_get_cr8(&svm->vcpu); | |
3099 | break; | |
3100 | default: | |
3101 | WARN(1, "unhandled read from CR%d", cr); | |
3102 | kvm_queue_exception(&svm->vcpu, UD_VECTOR); | |
3103 | return 1; | |
3104 | } | |
3105 | kvm_register_write(&svm->vcpu, reg, val); | |
3106 | } | |
3107 | kvm_complete_insn_gp(&svm->vcpu, err); | |
3108 | ||
3109 | return 1; | |
3110 | } | |
3111 | ||
cae3797a AP |
3112 | static int dr_interception(struct vcpu_svm *svm) |
3113 | { | |
3114 | int reg, dr; | |
3115 | unsigned long val; | |
cae3797a | 3116 | |
facb0139 PB |
3117 | if (svm->vcpu.guest_debug == 0) { |
3118 | /* | |
3119 | * No more DR vmexits; force a reload of the debug registers | |
3120 | * and reenter on this instruction. The next vmexit will | |
3121 | * retrieve the full state of the debug registers. | |
3122 | */ | |
3123 | clr_dr_intercepts(svm); | |
3124 | svm->vcpu.arch.switch_db_regs |= KVM_DEBUGREG_WONT_EXIT; | |
3125 | return 1; | |
3126 | } | |
3127 | ||
cae3797a AP |
3128 | if (!boot_cpu_has(X86_FEATURE_DECODEASSISTS)) |
3129 | return emulate_on_interception(svm); | |
3130 | ||
3131 | reg = svm->vmcb->control.exit_info_1 & SVM_EXITINFO_REG_MASK; | |
3132 | dr = svm->vmcb->control.exit_code - SVM_EXIT_READ_DR0; | |
3133 | ||
3134 | if (dr >= 16) { /* mov to DRn */ | |
16f8a6f9 NA |
3135 | if (!kvm_require_dr(&svm->vcpu, dr - 16)) |
3136 | return 1; | |
cae3797a AP |
3137 | val = kvm_register_read(&svm->vcpu, reg); |
3138 | kvm_set_dr(&svm->vcpu, dr - 16, val); | |
3139 | } else { | |
16f8a6f9 NA |
3140 | if (!kvm_require_dr(&svm->vcpu, dr)) |
3141 | return 1; | |
3142 | kvm_get_dr(&svm->vcpu, dr, &val); | |
3143 | kvm_register_write(&svm->vcpu, reg, val); | |
cae3797a AP |
3144 | } |
3145 | ||
2c46d2ae JR |
3146 | skip_emulated_instruction(&svm->vcpu); |
3147 | ||
cae3797a AP |
3148 | return 1; |
3149 | } | |
3150 | ||
851ba692 | 3151 | static int cr8_write_interception(struct vcpu_svm *svm) |
1d075434 | 3152 | { |
851ba692 | 3153 | struct kvm_run *kvm_run = svm->vcpu.run; |
eea1cff9 | 3154 | int r; |
851ba692 | 3155 | |
0a5fff19 GN |
3156 | u8 cr8_prev = kvm_get_cr8(&svm->vcpu); |
3157 | /* instruction emulation calls kvm_set_cr8() */ | |
7ff76d58 | 3158 | r = cr_interception(svm); |
596f3142 | 3159 | if (irqchip_in_kernel(svm->vcpu.kvm)) |
7ff76d58 | 3160 | return r; |
0a5fff19 | 3161 | if (cr8_prev <= kvm_get_cr8(&svm->vcpu)) |
7ff76d58 | 3162 | return r; |
1d075434 JR |
3163 | kvm_run->exit_reason = KVM_EXIT_SET_TPR; |
3164 | return 0; | |
3165 | } | |
3166 | ||
48d89b92 | 3167 | static u64 svm_read_l1_tsc(struct kvm_vcpu *vcpu, u64 host_tsc) |
d5c1785d NHE |
3168 | { |
3169 | struct vmcb *vmcb = get_host_vmcb(to_svm(vcpu)); | |
3170 | return vmcb->control.tsc_offset + | |
886b470c | 3171 | svm_scale_tsc(vcpu, host_tsc); |
d5c1785d NHE |
3172 | } |
3173 | ||
609e36d3 | 3174 | static int svm_get_msr(struct kvm_vcpu *vcpu, struct msr_data *msr_info) |
6aa8b732 | 3175 | { |
a2fa3e9f GH |
3176 | struct vcpu_svm *svm = to_svm(vcpu); |
3177 | ||
609e36d3 | 3178 | switch (msr_info->index) { |
af24a4e4 | 3179 | case MSR_IA32_TSC: { |
609e36d3 | 3180 | msr_info->data = svm->vmcb->control.tsc_offset + |
4ea1636b | 3181 | svm_scale_tsc(vcpu, rdtsc()); |
fbc0db76 | 3182 | |
6aa8b732 AK |
3183 | break; |
3184 | } | |
8c06585d | 3185 | case MSR_STAR: |
609e36d3 | 3186 | msr_info->data = svm->vmcb->save.star; |
6aa8b732 | 3187 | break; |
0e859cac | 3188 | #ifdef CONFIG_X86_64 |
6aa8b732 | 3189 | case MSR_LSTAR: |
609e36d3 | 3190 | msr_info->data = svm->vmcb->save.lstar; |
6aa8b732 AK |
3191 | break; |
3192 | case MSR_CSTAR: | |
609e36d3 | 3193 | msr_info->data = svm->vmcb->save.cstar; |
6aa8b732 AK |
3194 | break; |
3195 | case MSR_KERNEL_GS_BASE: | |
609e36d3 | 3196 | msr_info->data = svm->vmcb->save.kernel_gs_base; |
6aa8b732 AK |
3197 | break; |
3198 | case MSR_SYSCALL_MASK: | |
609e36d3 | 3199 | msr_info->data = svm->vmcb->save.sfmask; |
6aa8b732 AK |
3200 | break; |
3201 | #endif | |
3202 | case MSR_IA32_SYSENTER_CS: | |
609e36d3 | 3203 | msr_info->data = svm->vmcb->save.sysenter_cs; |
6aa8b732 AK |
3204 | break; |
3205 | case MSR_IA32_SYSENTER_EIP: | |
609e36d3 | 3206 | msr_info->data = svm->sysenter_eip; |
6aa8b732 AK |
3207 | break; |
3208 | case MSR_IA32_SYSENTER_ESP: | |
609e36d3 | 3209 | msr_info->data = svm->sysenter_esp; |
6aa8b732 | 3210 | break; |
e0231715 JR |
3211 | /* |
3212 | * Nobody will change the following 5 values in the VMCB so we can | |
3213 | * safely return them on rdmsr. They will always be 0 until LBRV is | |
3214 | * implemented. | |
3215 | */ | |
a2938c80 | 3216 | case MSR_IA32_DEBUGCTLMSR: |
609e36d3 | 3217 | msr_info->data = svm->vmcb->save.dbgctl; |
a2938c80 JR |
3218 | break; |
3219 | case MSR_IA32_LASTBRANCHFROMIP: | |
609e36d3 | 3220 | msr_info->data = svm->vmcb->save.br_from; |
a2938c80 JR |
3221 | break; |
3222 | case MSR_IA32_LASTBRANCHTOIP: | |
609e36d3 | 3223 | msr_info->data = svm->vmcb->save.br_to; |
a2938c80 JR |
3224 | break; |
3225 | case MSR_IA32_LASTINTFROMIP: | |
609e36d3 | 3226 | msr_info->data = svm->vmcb->save.last_excp_from; |
a2938c80 JR |
3227 | break; |
3228 | case MSR_IA32_LASTINTTOIP: | |
609e36d3 | 3229 | msr_info->data = svm->vmcb->save.last_excp_to; |
a2938c80 | 3230 | break; |
b286d5d8 | 3231 | case MSR_VM_HSAVE_PA: |
609e36d3 | 3232 | msr_info->data = svm->nested.hsave_msr; |
b286d5d8 | 3233 | break; |
eb6f302e | 3234 | case MSR_VM_CR: |
609e36d3 | 3235 | msr_info->data = svm->nested.vm_cr_msr; |
eb6f302e | 3236 | break; |
c8a73f18 | 3237 | case MSR_IA32_UCODE_REV: |
609e36d3 | 3238 | msr_info->data = 0x01000065; |
c8a73f18 | 3239 | break; |
6aa8b732 | 3240 | default: |
609e36d3 | 3241 | return kvm_get_msr_common(vcpu, msr_info); |
6aa8b732 AK |
3242 | } |
3243 | return 0; | |
3244 | } | |
3245 | ||
851ba692 | 3246 | static int rdmsr_interception(struct vcpu_svm *svm) |
6aa8b732 | 3247 | { |
668f198f | 3248 | u32 ecx = kvm_register_read(&svm->vcpu, VCPU_REGS_RCX); |
609e36d3 | 3249 | struct msr_data msr_info; |
6aa8b732 | 3250 | |
609e36d3 PB |
3251 | msr_info.index = ecx; |
3252 | msr_info.host_initiated = false; | |
3253 | if (svm_get_msr(&svm->vcpu, &msr_info)) { | |
59200273 | 3254 | trace_kvm_msr_read_ex(ecx); |
c1a5d4f9 | 3255 | kvm_inject_gp(&svm->vcpu, 0); |
59200273 | 3256 | } else { |
609e36d3 | 3257 | trace_kvm_msr_read(ecx, msr_info.data); |
af9ca2d7 | 3258 | |
609e36d3 PB |
3259 | kvm_register_write(&svm->vcpu, VCPU_REGS_RAX, |
3260 | msr_info.data & 0xffffffff); | |
3261 | kvm_register_write(&svm->vcpu, VCPU_REGS_RDX, | |
3262 | msr_info.data >> 32); | |
5fdbf976 | 3263 | svm->next_rip = kvm_rip_read(&svm->vcpu) + 2; |
e756fc62 | 3264 | skip_emulated_instruction(&svm->vcpu); |
6aa8b732 AK |
3265 | } |
3266 | return 1; | |
3267 | } | |
3268 | ||
4a810181 JR |
3269 | static int svm_set_vm_cr(struct kvm_vcpu *vcpu, u64 data) |
3270 | { | |
3271 | struct vcpu_svm *svm = to_svm(vcpu); | |
3272 | int svm_dis, chg_mask; | |
3273 | ||
3274 | if (data & ~SVM_VM_CR_VALID_MASK) | |
3275 | return 1; | |
3276 | ||
3277 | chg_mask = SVM_VM_CR_VALID_MASK; | |
3278 | ||
3279 | if (svm->nested.vm_cr_msr & SVM_VM_CR_SVM_DIS_MASK) | |
3280 | chg_mask &= ~(SVM_VM_CR_SVM_LOCK_MASK | SVM_VM_CR_SVM_DIS_MASK); | |
3281 | ||
3282 | svm->nested.vm_cr_msr &= ~chg_mask; | |
3283 | svm->nested.vm_cr_msr |= (data & chg_mask); | |
3284 | ||
3285 | svm_dis = svm->nested.vm_cr_msr & SVM_VM_CR_SVM_DIS_MASK; | |
3286 | ||
3287 | /* check for svm_disable while efer.svme is set */ | |
3288 | if (svm_dis && (vcpu->arch.efer & EFER_SVME)) | |
3289 | return 1; | |
3290 | ||
3291 | return 0; | |
3292 | } | |
3293 | ||
8fe8ab46 | 3294 | static int svm_set_msr(struct kvm_vcpu *vcpu, struct msr_data *msr) |
6aa8b732 | 3295 | { |
a2fa3e9f GH |
3296 | struct vcpu_svm *svm = to_svm(vcpu); |
3297 | ||
8fe8ab46 WA |
3298 | u32 ecx = msr->index; |
3299 | u64 data = msr->data; | |
6aa8b732 | 3300 | switch (ecx) { |
f4e1b3c8 | 3301 | case MSR_IA32_TSC: |
8fe8ab46 | 3302 | kvm_write_tsc(vcpu, msr); |
6aa8b732 | 3303 | break; |
8c06585d | 3304 | case MSR_STAR: |
a2fa3e9f | 3305 | svm->vmcb->save.star = data; |
6aa8b732 | 3306 | break; |
49b14f24 | 3307 | #ifdef CONFIG_X86_64 |
6aa8b732 | 3308 | case MSR_LSTAR: |
a2fa3e9f | 3309 | svm->vmcb->save.lstar = data; |
6aa8b732 AK |
3310 | break; |
3311 | case MSR_CSTAR: | |
a2fa3e9f | 3312 | svm->vmcb->save.cstar = data; |
6aa8b732 AK |
3313 | break; |
3314 | case MSR_KERNEL_GS_BASE: | |
a2fa3e9f | 3315 | svm->vmcb->save.kernel_gs_base = data; |
6aa8b732 AK |
3316 | break; |
3317 | case MSR_SYSCALL_MASK: | |
a2fa3e9f | 3318 | svm->vmcb->save.sfmask = data; |
6aa8b732 AK |
3319 | break; |
3320 | #endif | |
3321 | case MSR_IA32_SYSENTER_CS: | |
a2fa3e9f | 3322 | svm->vmcb->save.sysenter_cs = data; |
6aa8b732 AK |
3323 | break; |
3324 | case MSR_IA32_SYSENTER_EIP: | |
017cb99e | 3325 | svm->sysenter_eip = data; |
a2fa3e9f | 3326 | svm->vmcb->save.sysenter_eip = data; |
6aa8b732 AK |
3327 | break; |
3328 | case MSR_IA32_SYSENTER_ESP: | |
017cb99e | 3329 | svm->sysenter_esp = data; |
a2fa3e9f | 3330 | svm->vmcb->save.sysenter_esp = data; |
6aa8b732 | 3331 | break; |
a2938c80 | 3332 | case MSR_IA32_DEBUGCTLMSR: |
2a6b20b8 | 3333 | if (!boot_cpu_has(X86_FEATURE_LBRV)) { |
a737f256 CD |
3334 | vcpu_unimpl(vcpu, "%s: MSR_IA32_DEBUGCTL 0x%llx, nop\n", |
3335 | __func__, data); | |
24e09cbf JR |
3336 | break; |
3337 | } | |
3338 | if (data & DEBUGCTL_RESERVED_BITS) | |
3339 | return 1; | |
3340 | ||
3341 | svm->vmcb->save.dbgctl = data; | |
b53ba3f9 | 3342 | mark_dirty(svm->vmcb, VMCB_LBR); |
24e09cbf JR |
3343 | if (data & (1ULL<<0)) |
3344 | svm_enable_lbrv(svm); | |
3345 | else | |
3346 | svm_disable_lbrv(svm); | |
a2938c80 | 3347 | break; |
b286d5d8 | 3348 | case MSR_VM_HSAVE_PA: |
e6aa9abd | 3349 | svm->nested.hsave_msr = data; |
62b9abaa | 3350 | break; |
3c5d0a44 | 3351 | case MSR_VM_CR: |
4a810181 | 3352 | return svm_set_vm_cr(vcpu, data); |
3c5d0a44 | 3353 | case MSR_VM_IGNNE: |
a737f256 | 3354 | vcpu_unimpl(vcpu, "unimplemented wrmsr: 0x%x data 0x%llx\n", ecx, data); |
3c5d0a44 | 3355 | break; |
6aa8b732 | 3356 | default: |
8fe8ab46 | 3357 | return kvm_set_msr_common(vcpu, msr); |
6aa8b732 AK |
3358 | } |
3359 | return 0; | |
3360 | } | |
3361 | ||
851ba692 | 3362 | static int wrmsr_interception(struct vcpu_svm *svm) |
6aa8b732 | 3363 | { |
8fe8ab46 | 3364 | struct msr_data msr; |
668f198f DK |
3365 | u32 ecx = kvm_register_read(&svm->vcpu, VCPU_REGS_RCX); |
3366 | u64 data = kvm_read_edx_eax(&svm->vcpu); | |
af9ca2d7 | 3367 | |
8fe8ab46 WA |
3368 | msr.data = data; |
3369 | msr.index = ecx; | |
3370 | msr.host_initiated = false; | |
af9ca2d7 | 3371 | |
5fdbf976 | 3372 | svm->next_rip = kvm_rip_read(&svm->vcpu) + 2; |
854e8bb1 | 3373 | if (kvm_set_msr(&svm->vcpu, &msr)) { |
59200273 | 3374 | trace_kvm_msr_write_ex(ecx, data); |
c1a5d4f9 | 3375 | kvm_inject_gp(&svm->vcpu, 0); |
59200273 AK |
3376 | } else { |
3377 | trace_kvm_msr_write(ecx, data); | |
e756fc62 | 3378 | skip_emulated_instruction(&svm->vcpu); |
59200273 | 3379 | } |
6aa8b732 AK |
3380 | return 1; |
3381 | } | |
3382 | ||
851ba692 | 3383 | static int msr_interception(struct vcpu_svm *svm) |
6aa8b732 | 3384 | { |
e756fc62 | 3385 | if (svm->vmcb->control.exit_info_1) |
851ba692 | 3386 | return wrmsr_interception(svm); |
6aa8b732 | 3387 | else |
851ba692 | 3388 | return rdmsr_interception(svm); |
6aa8b732 AK |
3389 | } |
3390 | ||
851ba692 | 3391 | static int interrupt_window_interception(struct vcpu_svm *svm) |
c1150d8c | 3392 | { |
851ba692 AK |
3393 | struct kvm_run *kvm_run = svm->vcpu.run; |
3394 | ||
3842d135 | 3395 | kvm_make_request(KVM_REQ_EVENT, &svm->vcpu); |
f0b85051 | 3396 | svm_clear_vintr(svm); |
85f455f7 | 3397 | svm->vmcb->control.int_ctl &= ~V_IRQ_MASK; |
decdbf6a | 3398 | mark_dirty(svm->vmcb, VMCB_INTR); |
675acb75 | 3399 | ++svm->vcpu.stat.irq_window_exits; |
c1150d8c DL |
3400 | /* |
3401 | * If the user space waits to inject interrupts, exit as soon as | |
3402 | * possible | |
3403 | */ | |
8061823a GN |
3404 | if (!irqchip_in_kernel(svm->vcpu.kvm) && |
3405 | kvm_run->request_interrupt_window && | |
3406 | !kvm_cpu_has_interrupt(&svm->vcpu)) { | |
c1150d8c DL |
3407 | kvm_run->exit_reason = KVM_EXIT_IRQ_WINDOW_OPEN; |
3408 | return 0; | |
3409 | } | |
3410 | ||
3411 | return 1; | |
3412 | } | |
3413 | ||
565d0998 ML |
3414 | static int pause_interception(struct vcpu_svm *svm) |
3415 | { | |
3416 | kvm_vcpu_on_spin(&(svm->vcpu)); | |
3417 | return 1; | |
3418 | } | |
3419 | ||
87c00572 GS |
3420 | static int nop_interception(struct vcpu_svm *svm) |
3421 | { | |
3422 | skip_emulated_instruction(&(svm->vcpu)); | |
3423 | return 1; | |
3424 | } | |
3425 | ||
3426 | static int monitor_interception(struct vcpu_svm *svm) | |
3427 | { | |
3428 | printk_once(KERN_WARNING "kvm: MONITOR instruction emulated as NOP!\n"); | |
3429 | return nop_interception(svm); | |
3430 | } | |
3431 | ||
3432 | static int mwait_interception(struct vcpu_svm *svm) | |
3433 | { | |
3434 | printk_once(KERN_WARNING "kvm: MWAIT instruction emulated as NOP!\n"); | |
3435 | return nop_interception(svm); | |
3436 | } | |
3437 | ||
09941fbb | 3438 | static int (*const svm_exit_handlers[])(struct vcpu_svm *svm) = { |
7ff76d58 AP |
3439 | [SVM_EXIT_READ_CR0] = cr_interception, |
3440 | [SVM_EXIT_READ_CR3] = cr_interception, | |
3441 | [SVM_EXIT_READ_CR4] = cr_interception, | |
3442 | [SVM_EXIT_READ_CR8] = cr_interception, | |
5e57518d | 3443 | [SVM_EXIT_CR0_SEL_WRITE] = cr_interception, |
628afd2a | 3444 | [SVM_EXIT_WRITE_CR0] = cr_interception, |
7ff76d58 AP |
3445 | [SVM_EXIT_WRITE_CR3] = cr_interception, |
3446 | [SVM_EXIT_WRITE_CR4] = cr_interception, | |
e0231715 | 3447 | [SVM_EXIT_WRITE_CR8] = cr8_write_interception, |
cae3797a AP |
3448 | [SVM_EXIT_READ_DR0] = dr_interception, |
3449 | [SVM_EXIT_READ_DR1] = dr_interception, | |
3450 | [SVM_EXIT_READ_DR2] = dr_interception, | |
3451 | [SVM_EXIT_READ_DR3] = dr_interception, | |
3452 | [SVM_EXIT_READ_DR4] = dr_interception, | |
3453 | [SVM_EXIT_READ_DR5] = dr_interception, | |
3454 | [SVM_EXIT_READ_DR6] = dr_interception, | |
3455 | [SVM_EXIT_READ_DR7] = dr_interception, | |
3456 | [SVM_EXIT_WRITE_DR0] = dr_interception, | |
3457 | [SVM_EXIT_WRITE_DR1] = dr_interception, | |
3458 | [SVM_EXIT_WRITE_DR2] = dr_interception, | |
3459 | [SVM_EXIT_WRITE_DR3] = dr_interception, | |
3460 | [SVM_EXIT_WRITE_DR4] = dr_interception, | |
3461 | [SVM_EXIT_WRITE_DR5] = dr_interception, | |
3462 | [SVM_EXIT_WRITE_DR6] = dr_interception, | |
3463 | [SVM_EXIT_WRITE_DR7] = dr_interception, | |
d0bfb940 JK |
3464 | [SVM_EXIT_EXCP_BASE + DB_VECTOR] = db_interception, |
3465 | [SVM_EXIT_EXCP_BASE + BP_VECTOR] = bp_interception, | |
7aa81cc0 | 3466 | [SVM_EXIT_EXCP_BASE + UD_VECTOR] = ud_interception, |
e0231715 JR |
3467 | [SVM_EXIT_EXCP_BASE + PF_VECTOR] = pf_interception, |
3468 | [SVM_EXIT_EXCP_BASE + NM_VECTOR] = nm_interception, | |
3469 | [SVM_EXIT_EXCP_BASE + MC_VECTOR] = mc_interception, | |
3470 | [SVM_EXIT_INTR] = intr_interception, | |
c47f098d | 3471 | [SVM_EXIT_NMI] = nmi_interception, |
6aa8b732 AK |
3472 | [SVM_EXIT_SMI] = nop_on_interception, |
3473 | [SVM_EXIT_INIT] = nop_on_interception, | |
c1150d8c | 3474 | [SVM_EXIT_VINTR] = interrupt_window_interception, |
332b56e4 | 3475 | [SVM_EXIT_RDPMC] = rdpmc_interception, |
6aa8b732 | 3476 | [SVM_EXIT_CPUID] = cpuid_interception, |
95ba8273 | 3477 | [SVM_EXIT_IRET] = iret_interception, |
cf5a94d1 | 3478 | [SVM_EXIT_INVD] = emulate_on_interception, |
565d0998 | 3479 | [SVM_EXIT_PAUSE] = pause_interception, |
6aa8b732 | 3480 | [SVM_EXIT_HLT] = halt_interception, |
a7052897 | 3481 | [SVM_EXIT_INVLPG] = invlpg_interception, |
ff092385 | 3482 | [SVM_EXIT_INVLPGA] = invlpga_interception, |
e0231715 | 3483 | [SVM_EXIT_IOIO] = io_interception, |
6aa8b732 AK |
3484 | [SVM_EXIT_MSR] = msr_interception, |
3485 | [SVM_EXIT_TASK_SWITCH] = task_switch_interception, | |
46fe4ddd | 3486 | [SVM_EXIT_SHUTDOWN] = shutdown_interception, |
3d6368ef | 3487 | [SVM_EXIT_VMRUN] = vmrun_interception, |
02e235bc | 3488 | [SVM_EXIT_VMMCALL] = vmmcall_interception, |
5542675b AG |
3489 | [SVM_EXIT_VMLOAD] = vmload_interception, |
3490 | [SVM_EXIT_VMSAVE] = vmsave_interception, | |
1371d904 AG |
3491 | [SVM_EXIT_STGI] = stgi_interception, |
3492 | [SVM_EXIT_CLGI] = clgi_interception, | |
532a46b9 | 3493 | [SVM_EXIT_SKINIT] = skinit_interception, |
dab429a7 | 3494 | [SVM_EXIT_WBINVD] = wbinvd_interception, |
87c00572 GS |
3495 | [SVM_EXIT_MONITOR] = monitor_interception, |
3496 | [SVM_EXIT_MWAIT] = mwait_interception, | |
81dd35d4 | 3497 | [SVM_EXIT_XSETBV] = xsetbv_interception, |
709ddebf | 3498 | [SVM_EXIT_NPF] = pf_interception, |
64d60670 | 3499 | [SVM_EXIT_RSM] = emulate_on_interception, |
6aa8b732 AK |
3500 | }; |
3501 | ||
ae8cc059 | 3502 | static void dump_vmcb(struct kvm_vcpu *vcpu) |
3f10c846 JR |
3503 | { |
3504 | struct vcpu_svm *svm = to_svm(vcpu); | |
3505 | struct vmcb_control_area *control = &svm->vmcb->control; | |
3506 | struct vmcb_save_area *save = &svm->vmcb->save; | |
3507 | ||
3508 | pr_err("VMCB Control Area:\n"); | |
ae8cc059 JP |
3509 | pr_err("%-20s%04x\n", "cr_read:", control->intercept_cr & 0xffff); |
3510 | pr_err("%-20s%04x\n", "cr_write:", control->intercept_cr >> 16); | |
3511 | pr_err("%-20s%04x\n", "dr_read:", control->intercept_dr & 0xffff); | |
3512 | pr_err("%-20s%04x\n", "dr_write:", control->intercept_dr >> 16); | |
3513 | pr_err("%-20s%08x\n", "exceptions:", control->intercept_exceptions); | |
3514 | pr_err("%-20s%016llx\n", "intercepts:", control->intercept); | |
3515 | pr_err("%-20s%d\n", "pause filter count:", control->pause_filter_count); | |
3516 | pr_err("%-20s%016llx\n", "iopm_base_pa:", control->iopm_base_pa); | |
3517 | pr_err("%-20s%016llx\n", "msrpm_base_pa:", control->msrpm_base_pa); | |
3518 | pr_err("%-20s%016llx\n", "tsc_offset:", control->tsc_offset); | |
3519 | pr_err("%-20s%d\n", "asid:", control->asid); | |
3520 | pr_err("%-20s%d\n", "tlb_ctl:", control->tlb_ctl); | |
3521 | pr_err("%-20s%08x\n", "int_ctl:", control->int_ctl); | |
3522 | pr_err("%-20s%08x\n", "int_vector:", control->int_vector); | |
3523 | pr_err("%-20s%08x\n", "int_state:", control->int_state); | |
3524 | pr_err("%-20s%08x\n", "exit_code:", control->exit_code); | |
3525 | pr_err("%-20s%016llx\n", "exit_info1:", control->exit_info_1); | |
3526 | pr_err("%-20s%016llx\n", "exit_info2:", control->exit_info_2); | |
3527 | pr_err("%-20s%08x\n", "exit_int_info:", control->exit_int_info); | |
3528 | pr_err("%-20s%08x\n", "exit_int_info_err:", control->exit_int_info_err); | |
3529 | pr_err("%-20s%lld\n", "nested_ctl:", control->nested_ctl); | |
3530 | pr_err("%-20s%016llx\n", "nested_cr3:", control->nested_cr3); | |
3531 | pr_err("%-20s%08x\n", "event_inj:", control->event_inj); | |
3532 | pr_err("%-20s%08x\n", "event_inj_err:", control->event_inj_err); | |
3533 | pr_err("%-20s%lld\n", "lbr_ctl:", control->lbr_ctl); | |
3534 | pr_err("%-20s%016llx\n", "next_rip:", control->next_rip); | |
3f10c846 | 3535 | pr_err("VMCB State Save Area:\n"); |
ae8cc059 JP |
3536 | pr_err("%-5s s: %04x a: %04x l: %08x b: %016llx\n", |
3537 | "es:", | |
3538 | save->es.selector, save->es.attrib, | |
3539 | save->es.limit, save->es.base); | |
3540 | pr_err("%-5s s: %04x a: %04x l: %08x b: %016llx\n", | |
3541 | "cs:", | |
3542 | save->cs.selector, save->cs.attrib, | |
3543 | save->cs.limit, save->cs.base); | |
3544 | pr_err("%-5s s: %04x a: %04x l: %08x b: %016llx\n", | |
3545 | "ss:", | |
3546 | save->ss.selector, save->ss.attrib, | |
3547 | save->ss.limit, save->ss.base); | |
3548 | pr_err("%-5s s: %04x a: %04x l: %08x b: %016llx\n", | |
3549 | "ds:", | |
3550 | save->ds.selector, save->ds.attrib, | |
3551 | save->ds.limit, save->ds.base); | |
3552 | pr_err("%-5s s: %04x a: %04x l: %08x b: %016llx\n", | |
3553 | "fs:", | |
3554 | save->fs.selector, save->fs.attrib, | |
3555 | save->fs.limit, save->fs.base); | |
3556 | pr_err("%-5s s: %04x a: %04x l: %08x b: %016llx\n", | |
3557 | "gs:", | |
3558 | save->gs.selector, save->gs.attrib, | |
3559 | save->gs.limit, save->gs.base); | |
3560 | pr_err("%-5s s: %04x a: %04x l: %08x b: %016llx\n", | |
3561 | "gdtr:", | |
3562 | save->gdtr.selector, save->gdtr.attrib, | |
3563 | save->gdtr.limit, save->gdtr.base); | |
3564 | pr_err("%-5s s: %04x a: %04x l: %08x b: %016llx\n", | |
3565 | "ldtr:", | |
3566 | save->ldtr.selector, save->ldtr.attrib, | |
3567 | save->ldtr.limit, save->ldtr.base); | |
3568 | pr_err("%-5s s: %04x a: %04x l: %08x b: %016llx\n", | |
3569 | "idtr:", | |
3570 | save->idtr.selector, save->idtr.attrib, | |
3571 | save->idtr.limit, save->idtr.base); | |
3572 | pr_err("%-5s s: %04x a: %04x l: %08x b: %016llx\n", | |
3573 | "tr:", | |
3574 | save->tr.selector, save->tr.attrib, | |
3575 | save->tr.limit, save->tr.base); | |
3f10c846 JR |
3576 | pr_err("cpl: %d efer: %016llx\n", |
3577 | save->cpl, save->efer); | |
ae8cc059 JP |
3578 | pr_err("%-15s %016llx %-13s %016llx\n", |
3579 | "cr0:", save->cr0, "cr2:", save->cr2); | |
3580 | pr_err("%-15s %016llx %-13s %016llx\n", | |
3581 | "cr3:", save->cr3, "cr4:", save->cr4); | |
3582 | pr_err("%-15s %016llx %-13s %016llx\n", | |
3583 | "dr6:", save->dr6, "dr7:", save->dr7); | |
3584 | pr_err("%-15s %016llx %-13s %016llx\n", | |
3585 | "rip:", save->rip, "rflags:", save->rflags); | |
3586 | pr_err("%-15s %016llx %-13s %016llx\n", | |
3587 | "rsp:", save->rsp, "rax:", save->rax); | |
3588 | pr_err("%-15s %016llx %-13s %016llx\n", | |
3589 | "star:", save->star, "lstar:", save->lstar); | |
3590 | pr_err("%-15s %016llx %-13s %016llx\n", | |
3591 | "cstar:", save->cstar, "sfmask:", save->sfmask); | |
3592 | pr_err("%-15s %016llx %-13s %016llx\n", | |
3593 | "kernel_gs_base:", save->kernel_gs_base, | |
3594 | "sysenter_cs:", save->sysenter_cs); | |
3595 | pr_err("%-15s %016llx %-13s %016llx\n", | |
3596 | "sysenter_esp:", save->sysenter_esp, | |
3597 | "sysenter_eip:", save->sysenter_eip); | |
3598 | pr_err("%-15s %016llx %-13s %016llx\n", | |
3599 | "gpat:", save->g_pat, "dbgctl:", save->dbgctl); | |
3600 | pr_err("%-15s %016llx %-13s %016llx\n", | |
3601 | "br_from:", save->br_from, "br_to:", save->br_to); | |
3602 | pr_err("%-15s %016llx %-13s %016llx\n", | |
3603 | "excp_from:", save->last_excp_from, | |
3604 | "excp_to:", save->last_excp_to); | |
3f10c846 JR |
3605 | } |
3606 | ||
586f9607 AK |
3607 | static void svm_get_exit_info(struct kvm_vcpu *vcpu, u64 *info1, u64 *info2) |
3608 | { | |
3609 | struct vmcb_control_area *control = &to_svm(vcpu)->vmcb->control; | |
3610 | ||
3611 | *info1 = control->exit_info_1; | |
3612 | *info2 = control->exit_info_2; | |
3613 | } | |
3614 | ||
851ba692 | 3615 | static int handle_exit(struct kvm_vcpu *vcpu) |
6aa8b732 | 3616 | { |
04d2cc77 | 3617 | struct vcpu_svm *svm = to_svm(vcpu); |
851ba692 | 3618 | struct kvm_run *kvm_run = vcpu->run; |
a2fa3e9f | 3619 | u32 exit_code = svm->vmcb->control.exit_code; |
6aa8b732 | 3620 | |
4ee546b4 | 3621 | if (!is_cr_intercept(svm, INTERCEPT_CR0_WRITE)) |
2be4fc7a JR |
3622 | vcpu->arch.cr0 = svm->vmcb->save.cr0; |
3623 | if (npt_enabled) | |
3624 | vcpu->arch.cr3 = svm->vmcb->save.cr3; | |
af9ca2d7 | 3625 | |
cd3ff653 JR |
3626 | if (unlikely(svm->nested.exit_required)) { |
3627 | nested_svm_vmexit(svm); | |
3628 | svm->nested.exit_required = false; | |
3629 | ||
3630 | return 1; | |
3631 | } | |
3632 | ||
2030753d | 3633 | if (is_guest_mode(vcpu)) { |
410e4d57 JR |
3634 | int vmexit; |
3635 | ||
d8cabddf JR |
3636 | trace_kvm_nested_vmexit(svm->vmcb->save.rip, exit_code, |
3637 | svm->vmcb->control.exit_info_1, | |
3638 | svm->vmcb->control.exit_info_2, | |
3639 | svm->vmcb->control.exit_int_info, | |
e097e5ff SH |
3640 | svm->vmcb->control.exit_int_info_err, |
3641 | KVM_ISA_SVM); | |
d8cabddf | 3642 | |
410e4d57 JR |
3643 | vmexit = nested_svm_exit_special(svm); |
3644 | ||
3645 | if (vmexit == NESTED_EXIT_CONTINUE) | |
3646 | vmexit = nested_svm_exit_handled(svm); | |
3647 | ||
3648 | if (vmexit == NESTED_EXIT_DONE) | |
cf74a78b | 3649 | return 1; |
cf74a78b AG |
3650 | } |
3651 | ||
a5c3832d JR |
3652 | svm_complete_interrupts(svm); |
3653 | ||
04d2cc77 AK |
3654 | if (svm->vmcb->control.exit_code == SVM_EXIT_ERR) { |
3655 | kvm_run->exit_reason = KVM_EXIT_FAIL_ENTRY; | |
3656 | kvm_run->fail_entry.hardware_entry_failure_reason | |
3657 | = svm->vmcb->control.exit_code; | |
3f10c846 JR |
3658 | pr_err("KVM: FAILED VMRUN WITH VMCB:\n"); |
3659 | dump_vmcb(vcpu); | |
04d2cc77 AK |
3660 | return 0; |
3661 | } | |
3662 | ||
a2fa3e9f | 3663 | if (is_external_interrupt(svm->vmcb->control.exit_int_info) && |
709ddebf | 3664 | exit_code != SVM_EXIT_EXCP_BASE + PF_VECTOR && |
55c5e464 JR |
3665 | exit_code != SVM_EXIT_NPF && exit_code != SVM_EXIT_TASK_SWITCH && |
3666 | exit_code != SVM_EXIT_INTR && exit_code != SVM_EXIT_NMI) | |
6614c7d0 | 3667 | printk(KERN_ERR "%s: unexpected exit_int_info 0x%x " |
6aa8b732 | 3668 | "exit_code 0x%x\n", |
b8688d51 | 3669 | __func__, svm->vmcb->control.exit_int_info, |
6aa8b732 AK |
3670 | exit_code); |
3671 | ||
9d8f549d | 3672 | if (exit_code >= ARRAY_SIZE(svm_exit_handlers) |
56919c5c | 3673 | || !svm_exit_handlers[exit_code]) { |
faac2458 | 3674 | WARN_ONCE(1, "svm: unexpected exit reason 0x%x\n", exit_code); |
2bc19dc3 MT |
3675 | kvm_queue_exception(vcpu, UD_VECTOR); |
3676 | return 1; | |
6aa8b732 AK |
3677 | } |
3678 | ||
851ba692 | 3679 | return svm_exit_handlers[exit_code](svm); |
6aa8b732 AK |
3680 | } |
3681 | ||
3682 | static void reload_tss(struct kvm_vcpu *vcpu) | |
3683 | { | |
3684 | int cpu = raw_smp_processor_id(); | |
3685 | ||
0fe1e009 TH |
3686 | struct svm_cpu_data *sd = per_cpu(svm_data, cpu); |
3687 | sd->tss_desc->type = 9; /* available 32/64-bit TSS */ | |
6aa8b732 AK |
3688 | load_TR_desc(); |
3689 | } | |
3690 | ||
e756fc62 | 3691 | static void pre_svm_run(struct vcpu_svm *svm) |
6aa8b732 AK |
3692 | { |
3693 | int cpu = raw_smp_processor_id(); | |
3694 | ||
0fe1e009 | 3695 | struct svm_cpu_data *sd = per_cpu(svm_data, cpu); |
6aa8b732 | 3696 | |
4b656b12 | 3697 | /* FIXME: handle wraparound of asid_generation */ |
0fe1e009 TH |
3698 | if (svm->asid_generation != sd->asid_generation) |
3699 | new_asid(svm, sd); | |
6aa8b732 AK |
3700 | } |
3701 | ||
95ba8273 GN |
3702 | static void svm_inject_nmi(struct kvm_vcpu *vcpu) |
3703 | { | |
3704 | struct vcpu_svm *svm = to_svm(vcpu); | |
3705 | ||
3706 | svm->vmcb->control.event_inj = SVM_EVTINJ_VALID | SVM_EVTINJ_TYPE_NMI; | |
3707 | vcpu->arch.hflags |= HF_NMI_MASK; | |
8a05a1b8 | 3708 | set_intercept(svm, INTERCEPT_IRET); |
95ba8273 GN |
3709 | ++vcpu->stat.nmi_injections; |
3710 | } | |
6aa8b732 | 3711 | |
85f455f7 | 3712 | static inline void svm_inject_irq(struct vcpu_svm *svm, int irq) |
6aa8b732 AK |
3713 | { |
3714 | struct vmcb_control_area *control; | |
3715 | ||
e756fc62 | 3716 | control = &svm->vmcb->control; |
85f455f7 | 3717 | control->int_vector = irq; |
6aa8b732 AK |
3718 | control->int_ctl &= ~V_INTR_PRIO_MASK; |
3719 | control->int_ctl |= V_IRQ_MASK | | |
3720 | ((/*control->int_vector >> 4*/ 0xf) << V_INTR_PRIO_SHIFT); | |
decdbf6a | 3721 | mark_dirty(svm->vmcb, VMCB_INTR); |
6aa8b732 AK |
3722 | } |
3723 | ||
66fd3f7f | 3724 | static void svm_set_irq(struct kvm_vcpu *vcpu) |
2a8067f1 ED |
3725 | { |
3726 | struct vcpu_svm *svm = to_svm(vcpu); | |
3727 | ||
2af9194d | 3728 | BUG_ON(!(gif_set(svm))); |
cf74a78b | 3729 | |
9fb2d2b4 GN |
3730 | trace_kvm_inj_virq(vcpu->arch.interrupt.nr); |
3731 | ++vcpu->stat.irq_injections; | |
3732 | ||
219b65dc AG |
3733 | svm->vmcb->control.event_inj = vcpu->arch.interrupt.nr | |
3734 | SVM_EVTINJ_VALID | SVM_EVTINJ_TYPE_INTR; | |
2a8067f1 ED |
3735 | } |
3736 | ||
95ba8273 | 3737 | static void update_cr8_intercept(struct kvm_vcpu *vcpu, int tpr, int irr) |
aaacfc9a JR |
3738 | { |
3739 | struct vcpu_svm *svm = to_svm(vcpu); | |
aaacfc9a | 3740 | |
2030753d | 3741 | if (is_guest_mode(vcpu) && (vcpu->arch.hflags & HF_VINTR_MASK)) |
88ab24ad JR |
3742 | return; |
3743 | ||
596f3142 RK |
3744 | clr_cr_intercept(svm, INTERCEPT_CR8_WRITE); |
3745 | ||
95ba8273 | 3746 | if (irr == -1) |
aaacfc9a JR |
3747 | return; |
3748 | ||
95ba8273 | 3749 | if (tpr >= irr) |
4ee546b4 | 3750 | set_cr_intercept(svm, INTERCEPT_CR8_WRITE); |
95ba8273 | 3751 | } |
aaacfc9a | 3752 | |
8d14695f YZ |
3753 | static void svm_set_virtual_x2apic_mode(struct kvm_vcpu *vcpu, bool set) |
3754 | { | |
3755 | return; | |
3756 | } | |
3757 | ||
c7c9c56c YZ |
3758 | static int svm_vm_has_apicv(struct kvm *kvm) |
3759 | { | |
3760 | return 0; | |
3761 | } | |
3762 | ||
3763 | static void svm_load_eoi_exitmap(struct kvm_vcpu *vcpu, u64 *eoi_exit_bitmap) | |
3764 | { | |
3765 | return; | |
3766 | } | |
3767 | ||
a20ed54d YZ |
3768 | static void svm_sync_pir_to_irr(struct kvm_vcpu *vcpu) |
3769 | { | |
3770 | return; | |
3771 | } | |
3772 | ||
95ba8273 GN |
3773 | static int svm_nmi_allowed(struct kvm_vcpu *vcpu) |
3774 | { | |
3775 | struct vcpu_svm *svm = to_svm(vcpu); | |
3776 | struct vmcb *vmcb = svm->vmcb; | |
924584cc JR |
3777 | int ret; |
3778 | ret = !(vmcb->control.int_state & SVM_INTERRUPT_SHADOW_MASK) && | |
3779 | !(svm->vcpu.arch.hflags & HF_NMI_MASK); | |
3780 | ret = ret && gif_set(svm) && nested_svm_nmi(svm); | |
3781 | ||
3782 | return ret; | |
aaacfc9a JR |
3783 | } |
3784 | ||
3cfc3092 JK |
3785 | static bool svm_get_nmi_mask(struct kvm_vcpu *vcpu) |
3786 | { | |
3787 | struct vcpu_svm *svm = to_svm(vcpu); | |
3788 | ||
3789 | return !!(svm->vcpu.arch.hflags & HF_NMI_MASK); | |
3790 | } | |
3791 | ||
3792 | static void svm_set_nmi_mask(struct kvm_vcpu *vcpu, bool masked) | |
3793 | { | |
3794 | struct vcpu_svm *svm = to_svm(vcpu); | |
3795 | ||
3796 | if (masked) { | |
3797 | svm->vcpu.arch.hflags |= HF_NMI_MASK; | |
8a05a1b8 | 3798 | set_intercept(svm, INTERCEPT_IRET); |
3cfc3092 JK |
3799 | } else { |
3800 | svm->vcpu.arch.hflags &= ~HF_NMI_MASK; | |
8a05a1b8 | 3801 | clr_intercept(svm, INTERCEPT_IRET); |
3cfc3092 JK |
3802 | } |
3803 | } | |
3804 | ||
78646121 GN |
3805 | static int svm_interrupt_allowed(struct kvm_vcpu *vcpu) |
3806 | { | |
3807 | struct vcpu_svm *svm = to_svm(vcpu); | |
3808 | struct vmcb *vmcb = svm->vmcb; | |
7fcdb510 JR |
3809 | int ret; |
3810 | ||
3811 | if (!gif_set(svm) || | |
3812 | (vmcb->control.int_state & SVM_INTERRUPT_SHADOW_MASK)) | |
3813 | return 0; | |
3814 | ||
f6e78475 | 3815 | ret = !!(kvm_get_rflags(vcpu) & X86_EFLAGS_IF); |
7fcdb510 | 3816 | |
2030753d | 3817 | if (is_guest_mode(vcpu)) |
7fcdb510 JR |
3818 | return ret && !(svm->vcpu.arch.hflags & HF_VINTR_MASK); |
3819 | ||
3820 | return ret; | |
78646121 GN |
3821 | } |
3822 | ||
c9a7953f | 3823 | static void enable_irq_window(struct kvm_vcpu *vcpu) |
6aa8b732 | 3824 | { |
219b65dc | 3825 | struct vcpu_svm *svm = to_svm(vcpu); |
219b65dc | 3826 | |
e0231715 JR |
3827 | /* |
3828 | * In case GIF=0 we can't rely on the CPU to tell us when GIF becomes | |
3829 | * 1, because that's a separate STGI/VMRUN intercept. The next time we | |
3830 | * get that intercept, this function will be called again though and | |
3831 | * we'll get the vintr intercept. | |
3832 | */ | |
8fe54654 | 3833 | if (gif_set(svm) && nested_svm_intr(svm)) { |
219b65dc AG |
3834 | svm_set_vintr(svm); |
3835 | svm_inject_irq(svm, 0x0); | |
3836 | } | |
85f455f7 ED |
3837 | } |
3838 | ||
c9a7953f | 3839 | static void enable_nmi_window(struct kvm_vcpu *vcpu) |
c1150d8c | 3840 | { |
04d2cc77 | 3841 | struct vcpu_svm *svm = to_svm(vcpu); |
c1150d8c | 3842 | |
44c11430 GN |
3843 | if ((svm->vcpu.arch.hflags & (HF_NMI_MASK | HF_IRET_MASK)) |
3844 | == HF_NMI_MASK) | |
c9a7953f | 3845 | return; /* IRET will cause a vm exit */ |
44c11430 | 3846 | |
e0231715 JR |
3847 | /* |
3848 | * Something prevents NMI from been injected. Single step over possible | |
3849 | * problem (IRET or exception injection or interrupt shadow) | |
3850 | */ | |
6be7d306 | 3851 | svm->nmi_singlestep = true; |
44c11430 | 3852 | svm->vmcb->save.rflags |= (X86_EFLAGS_TF | X86_EFLAGS_RF); |
c8639010 | 3853 | update_db_bp_intercept(vcpu); |
c1150d8c DL |
3854 | } |
3855 | ||
cbc94022 IE |
3856 | static int svm_set_tss_addr(struct kvm *kvm, unsigned int addr) |
3857 | { | |
3858 | return 0; | |
3859 | } | |
3860 | ||
d9e368d6 AK |
3861 | static void svm_flush_tlb(struct kvm_vcpu *vcpu) |
3862 | { | |
38e5e92f JR |
3863 | struct vcpu_svm *svm = to_svm(vcpu); |
3864 | ||
3865 | if (static_cpu_has(X86_FEATURE_FLUSHBYASID)) | |
3866 | svm->vmcb->control.tlb_ctl = TLB_CONTROL_FLUSH_ASID; | |
3867 | else | |
3868 | svm->asid_generation--; | |
d9e368d6 AK |
3869 | } |
3870 | ||
04d2cc77 AK |
3871 | static void svm_prepare_guest_switch(struct kvm_vcpu *vcpu) |
3872 | { | |
3873 | } | |
3874 | ||
d7bf8221 JR |
3875 | static inline void sync_cr8_to_lapic(struct kvm_vcpu *vcpu) |
3876 | { | |
3877 | struct vcpu_svm *svm = to_svm(vcpu); | |
3878 | ||
2030753d | 3879 | if (is_guest_mode(vcpu) && (vcpu->arch.hflags & HF_VINTR_MASK)) |
88ab24ad JR |
3880 | return; |
3881 | ||
4ee546b4 | 3882 | if (!is_cr_intercept(svm, INTERCEPT_CR8_WRITE)) { |
d7bf8221 | 3883 | int cr8 = svm->vmcb->control.int_ctl & V_TPR_MASK; |
615d5193 | 3884 | kvm_set_cr8(vcpu, cr8); |
d7bf8221 JR |
3885 | } |
3886 | } | |
3887 | ||
649d6864 JR |
3888 | static inline void sync_lapic_to_cr8(struct kvm_vcpu *vcpu) |
3889 | { | |
3890 | struct vcpu_svm *svm = to_svm(vcpu); | |
3891 | u64 cr8; | |
3892 | ||
2030753d | 3893 | if (is_guest_mode(vcpu) && (vcpu->arch.hflags & HF_VINTR_MASK)) |
88ab24ad JR |
3894 | return; |
3895 | ||
649d6864 JR |
3896 | cr8 = kvm_get_cr8(vcpu); |
3897 | svm->vmcb->control.int_ctl &= ~V_TPR_MASK; | |
3898 | svm->vmcb->control.int_ctl |= cr8 & V_TPR_MASK; | |
3899 | } | |
3900 | ||
9222be18 GN |
3901 | static void svm_complete_interrupts(struct vcpu_svm *svm) |
3902 | { | |
3903 | u8 vector; | |
3904 | int type; | |
3905 | u32 exitintinfo = svm->vmcb->control.exit_int_info; | |
66b7138f JK |
3906 | unsigned int3_injected = svm->int3_injected; |
3907 | ||
3908 | svm->int3_injected = 0; | |
9222be18 | 3909 | |
bd3d1ec3 AK |
3910 | /* |
3911 | * If we've made progress since setting HF_IRET_MASK, we've | |
3912 | * executed an IRET and can allow NMI injection. | |
3913 | */ | |
3914 | if ((svm->vcpu.arch.hflags & HF_IRET_MASK) | |
3915 | && kvm_rip_read(&svm->vcpu) != svm->nmi_iret_rip) { | |
44c11430 | 3916 | svm->vcpu.arch.hflags &= ~(HF_NMI_MASK | HF_IRET_MASK); |
3842d135 AK |
3917 | kvm_make_request(KVM_REQ_EVENT, &svm->vcpu); |
3918 | } | |
44c11430 | 3919 | |
9222be18 GN |
3920 | svm->vcpu.arch.nmi_injected = false; |
3921 | kvm_clear_exception_queue(&svm->vcpu); | |
3922 | kvm_clear_interrupt_queue(&svm->vcpu); | |
3923 | ||
3924 | if (!(exitintinfo & SVM_EXITINTINFO_VALID)) | |
3925 | return; | |
3926 | ||
3842d135 AK |
3927 | kvm_make_request(KVM_REQ_EVENT, &svm->vcpu); |
3928 | ||
9222be18 GN |
3929 | vector = exitintinfo & SVM_EXITINTINFO_VEC_MASK; |
3930 | type = exitintinfo & SVM_EXITINTINFO_TYPE_MASK; | |
3931 | ||
3932 | switch (type) { | |
3933 | case SVM_EXITINTINFO_TYPE_NMI: | |
3934 | svm->vcpu.arch.nmi_injected = true; | |
3935 | break; | |
3936 | case SVM_EXITINTINFO_TYPE_EXEPT: | |
66b7138f JK |
3937 | /* |
3938 | * In case of software exceptions, do not reinject the vector, | |
3939 | * but re-execute the instruction instead. Rewind RIP first | |
3940 | * if we emulated INT3 before. | |
3941 | */ | |
3942 | if (kvm_exception_is_soft(vector)) { | |
3943 | if (vector == BP_VECTOR && int3_injected && | |
3944 | kvm_is_linear_rip(&svm->vcpu, svm->int3_rip)) | |
3945 | kvm_rip_write(&svm->vcpu, | |
3946 | kvm_rip_read(&svm->vcpu) - | |
3947 | int3_injected); | |
9222be18 | 3948 | break; |
66b7138f | 3949 | } |
9222be18 GN |
3950 | if (exitintinfo & SVM_EXITINTINFO_VALID_ERR) { |
3951 | u32 err = svm->vmcb->control.exit_int_info_err; | |
ce7ddec4 | 3952 | kvm_requeue_exception_e(&svm->vcpu, vector, err); |
9222be18 GN |
3953 | |
3954 | } else | |
ce7ddec4 | 3955 | kvm_requeue_exception(&svm->vcpu, vector); |
9222be18 GN |
3956 | break; |
3957 | case SVM_EXITINTINFO_TYPE_INTR: | |
66fd3f7f | 3958 | kvm_queue_interrupt(&svm->vcpu, vector, false); |
9222be18 GN |
3959 | break; |
3960 | default: | |
3961 | break; | |
3962 | } | |
3963 | } | |
3964 | ||
b463a6f7 AK |
3965 | static void svm_cancel_injection(struct kvm_vcpu *vcpu) |
3966 | { | |
3967 | struct vcpu_svm *svm = to_svm(vcpu); | |
3968 | struct vmcb_control_area *control = &svm->vmcb->control; | |
3969 | ||
3970 | control->exit_int_info = control->event_inj; | |
3971 | control->exit_int_info_err = control->event_inj_err; | |
3972 | control->event_inj = 0; | |
3973 | svm_complete_interrupts(svm); | |
3974 | } | |
3975 | ||
851ba692 | 3976 | static void svm_vcpu_run(struct kvm_vcpu *vcpu) |
6aa8b732 | 3977 | { |
a2fa3e9f | 3978 | struct vcpu_svm *svm = to_svm(vcpu); |
d9e368d6 | 3979 | |
2041a06a JR |
3980 | svm->vmcb->save.rax = vcpu->arch.regs[VCPU_REGS_RAX]; |
3981 | svm->vmcb->save.rsp = vcpu->arch.regs[VCPU_REGS_RSP]; | |
3982 | svm->vmcb->save.rip = vcpu->arch.regs[VCPU_REGS_RIP]; | |
3983 | ||
cd3ff653 JR |
3984 | /* |
3985 | * A vmexit emulation is required before the vcpu can be executed | |
3986 | * again. | |
3987 | */ | |
3988 | if (unlikely(svm->nested.exit_required)) | |
3989 | return; | |
3990 | ||
e756fc62 | 3991 | pre_svm_run(svm); |
6aa8b732 | 3992 | |
649d6864 JR |
3993 | sync_lapic_to_cr8(vcpu); |
3994 | ||
cda0ffdd | 3995 | svm->vmcb->save.cr2 = vcpu->arch.cr2; |
6aa8b732 | 3996 | |
04d2cc77 AK |
3997 | clgi(); |
3998 | ||
3999 | local_irq_enable(); | |
36241b8c | 4000 | |
6aa8b732 | 4001 | asm volatile ( |
7454766f AK |
4002 | "push %%" _ASM_BP "; \n\t" |
4003 | "mov %c[rbx](%[svm]), %%" _ASM_BX " \n\t" | |
4004 | "mov %c[rcx](%[svm]), %%" _ASM_CX " \n\t" | |
4005 | "mov %c[rdx](%[svm]), %%" _ASM_DX " \n\t" | |
4006 | "mov %c[rsi](%[svm]), %%" _ASM_SI " \n\t" | |
4007 | "mov %c[rdi](%[svm]), %%" _ASM_DI " \n\t" | |
4008 | "mov %c[rbp](%[svm]), %%" _ASM_BP " \n\t" | |
05b3e0c2 | 4009 | #ifdef CONFIG_X86_64 |
fb3f0f51 RR |
4010 | "mov %c[r8](%[svm]), %%r8 \n\t" |
4011 | "mov %c[r9](%[svm]), %%r9 \n\t" | |
4012 | "mov %c[r10](%[svm]), %%r10 \n\t" | |
4013 | "mov %c[r11](%[svm]), %%r11 \n\t" | |
4014 | "mov %c[r12](%[svm]), %%r12 \n\t" | |
4015 | "mov %c[r13](%[svm]), %%r13 \n\t" | |
4016 | "mov %c[r14](%[svm]), %%r14 \n\t" | |
4017 | "mov %c[r15](%[svm]), %%r15 \n\t" | |
6aa8b732 AK |
4018 | #endif |
4019 | ||
6aa8b732 | 4020 | /* Enter guest mode */ |
7454766f AK |
4021 | "push %%" _ASM_AX " \n\t" |
4022 | "mov %c[vmcb](%[svm]), %%" _ASM_AX " \n\t" | |
4ecac3fd AK |
4023 | __ex(SVM_VMLOAD) "\n\t" |
4024 | __ex(SVM_VMRUN) "\n\t" | |
4025 | __ex(SVM_VMSAVE) "\n\t" | |
7454766f | 4026 | "pop %%" _ASM_AX " \n\t" |
6aa8b732 AK |
4027 | |
4028 | /* Save guest registers, load host registers */ | |
7454766f AK |
4029 | "mov %%" _ASM_BX ", %c[rbx](%[svm]) \n\t" |
4030 | "mov %%" _ASM_CX ", %c[rcx](%[svm]) \n\t" | |
4031 | "mov %%" _ASM_DX ", %c[rdx](%[svm]) \n\t" | |
4032 | "mov %%" _ASM_SI ", %c[rsi](%[svm]) \n\t" | |
4033 | "mov %%" _ASM_DI ", %c[rdi](%[svm]) \n\t" | |
4034 | "mov %%" _ASM_BP ", %c[rbp](%[svm]) \n\t" | |
05b3e0c2 | 4035 | #ifdef CONFIG_X86_64 |
fb3f0f51 RR |
4036 | "mov %%r8, %c[r8](%[svm]) \n\t" |
4037 | "mov %%r9, %c[r9](%[svm]) \n\t" | |
4038 | "mov %%r10, %c[r10](%[svm]) \n\t" | |
4039 | "mov %%r11, %c[r11](%[svm]) \n\t" | |
4040 | "mov %%r12, %c[r12](%[svm]) \n\t" | |
4041 | "mov %%r13, %c[r13](%[svm]) \n\t" | |
4042 | "mov %%r14, %c[r14](%[svm]) \n\t" | |
4043 | "mov %%r15, %c[r15](%[svm]) \n\t" | |
6aa8b732 | 4044 | #endif |
7454766f | 4045 | "pop %%" _ASM_BP |
6aa8b732 | 4046 | : |
fb3f0f51 | 4047 | : [svm]"a"(svm), |
6aa8b732 | 4048 | [vmcb]"i"(offsetof(struct vcpu_svm, vmcb_pa)), |
ad312c7c ZX |
4049 | [rbx]"i"(offsetof(struct vcpu_svm, vcpu.arch.regs[VCPU_REGS_RBX])), |
4050 | [rcx]"i"(offsetof(struct vcpu_svm, vcpu.arch.regs[VCPU_REGS_RCX])), | |
4051 | [rdx]"i"(offsetof(struct vcpu_svm, vcpu.arch.regs[VCPU_REGS_RDX])), | |
4052 | [rsi]"i"(offsetof(struct vcpu_svm, vcpu.arch.regs[VCPU_REGS_RSI])), | |
4053 | [rdi]"i"(offsetof(struct vcpu_svm, vcpu.arch.regs[VCPU_REGS_RDI])), | |
4054 | [rbp]"i"(offsetof(struct vcpu_svm, vcpu.arch.regs[VCPU_REGS_RBP])) | |
05b3e0c2 | 4055 | #ifdef CONFIG_X86_64 |
ad312c7c ZX |
4056 | , [r8]"i"(offsetof(struct vcpu_svm, vcpu.arch.regs[VCPU_REGS_R8])), |
4057 | [r9]"i"(offsetof(struct vcpu_svm, vcpu.arch.regs[VCPU_REGS_R9])), | |
4058 | [r10]"i"(offsetof(struct vcpu_svm, vcpu.arch.regs[VCPU_REGS_R10])), | |
4059 | [r11]"i"(offsetof(struct vcpu_svm, vcpu.arch.regs[VCPU_REGS_R11])), | |
4060 | [r12]"i"(offsetof(struct vcpu_svm, vcpu.arch.regs[VCPU_REGS_R12])), | |
4061 | [r13]"i"(offsetof(struct vcpu_svm, vcpu.arch.regs[VCPU_REGS_R13])), | |
4062 | [r14]"i"(offsetof(struct vcpu_svm, vcpu.arch.regs[VCPU_REGS_R14])), | |
4063 | [r15]"i"(offsetof(struct vcpu_svm, vcpu.arch.regs[VCPU_REGS_R15])) | |
6aa8b732 | 4064 | #endif |
54a08c04 LV |
4065 | : "cc", "memory" |
4066 | #ifdef CONFIG_X86_64 | |
7454766f | 4067 | , "rbx", "rcx", "rdx", "rsi", "rdi" |
54a08c04 | 4068 | , "r8", "r9", "r10", "r11" , "r12", "r13", "r14", "r15" |
7454766f AK |
4069 | #else |
4070 | , "ebx", "ecx", "edx", "esi", "edi" | |
54a08c04 LV |
4071 | #endif |
4072 | ); | |
6aa8b732 | 4073 | |
82ca2d10 AK |
4074 | #ifdef CONFIG_X86_64 |
4075 | wrmsrl(MSR_GS_BASE, svm->host.gs_base); | |
4076 | #else | |
dacccfdd | 4077 | loadsegment(fs, svm->host.fs); |
831ca609 AK |
4078 | #ifndef CONFIG_X86_32_LAZY_GS |
4079 | loadsegment(gs, svm->host.gs); | |
4080 | #endif | |
9581d442 | 4081 | #endif |
6aa8b732 AK |
4082 | |
4083 | reload_tss(vcpu); | |
4084 | ||
56ba47dd AK |
4085 | local_irq_disable(); |
4086 | ||
13c34e07 AK |
4087 | vcpu->arch.cr2 = svm->vmcb->save.cr2; |
4088 | vcpu->arch.regs[VCPU_REGS_RAX] = svm->vmcb->save.rax; | |
4089 | vcpu->arch.regs[VCPU_REGS_RSP] = svm->vmcb->save.rsp; | |
4090 | vcpu->arch.regs[VCPU_REGS_RIP] = svm->vmcb->save.rip; | |
4091 | ||
1e2b1dd7 JK |
4092 | trace_kvm_exit(svm->vmcb->control.exit_code, vcpu, KVM_ISA_SVM); |
4093 | ||
3781c01c JR |
4094 | if (unlikely(svm->vmcb->control.exit_code == SVM_EXIT_NMI)) |
4095 | kvm_before_handle_nmi(&svm->vcpu); | |
4096 | ||
4097 | stgi(); | |
4098 | ||
4099 | /* Any pending NMI will happen here */ | |
4100 | ||
4101 | if (unlikely(svm->vmcb->control.exit_code == SVM_EXIT_NMI)) | |
4102 | kvm_after_handle_nmi(&svm->vcpu); | |
4103 | ||
d7bf8221 JR |
4104 | sync_cr8_to_lapic(vcpu); |
4105 | ||
a2fa3e9f | 4106 | svm->next_rip = 0; |
9222be18 | 4107 | |
38e5e92f JR |
4108 | svm->vmcb->control.tlb_ctl = TLB_CONTROL_DO_NOTHING; |
4109 | ||
631bc487 GN |
4110 | /* if exit due to PF check for async PF */ |
4111 | if (svm->vmcb->control.exit_code == SVM_EXIT_EXCP_BASE + PF_VECTOR) | |
4112 | svm->apf_reason = kvm_read_and_reset_pf_reason(); | |
4113 | ||
6de4f3ad AK |
4114 | if (npt_enabled) { |
4115 | vcpu->arch.regs_avail &= ~(1 << VCPU_EXREG_PDPTR); | |
4116 | vcpu->arch.regs_dirty &= ~(1 << VCPU_EXREG_PDPTR); | |
4117 | } | |
fe5913e4 JR |
4118 | |
4119 | /* | |
4120 | * We need to handle MC intercepts here before the vcpu has a chance to | |
4121 | * change the physical cpu | |
4122 | */ | |
4123 | if (unlikely(svm->vmcb->control.exit_code == | |
4124 | SVM_EXIT_EXCP_BASE + MC_VECTOR)) | |
4125 | svm_handle_mce(svm); | |
8d28fec4 RJ |
4126 | |
4127 | mark_all_clean(svm->vmcb); | |
6aa8b732 AK |
4128 | } |
4129 | ||
6aa8b732 AK |
4130 | static void svm_set_cr3(struct kvm_vcpu *vcpu, unsigned long root) |
4131 | { | |
a2fa3e9f GH |
4132 | struct vcpu_svm *svm = to_svm(vcpu); |
4133 | ||
4134 | svm->vmcb->save.cr3 = root; | |
dcca1a65 | 4135 | mark_dirty(svm->vmcb, VMCB_CR); |
f40f6a45 | 4136 | svm_flush_tlb(vcpu); |
6aa8b732 AK |
4137 | } |
4138 | ||
1c97f0a0 JR |
4139 | static void set_tdp_cr3(struct kvm_vcpu *vcpu, unsigned long root) |
4140 | { | |
4141 | struct vcpu_svm *svm = to_svm(vcpu); | |
4142 | ||
4143 | svm->vmcb->control.nested_cr3 = root; | |
b2747166 | 4144 | mark_dirty(svm->vmcb, VMCB_NPT); |
1c97f0a0 JR |
4145 | |
4146 | /* Also sync guest cr3 here in case we live migrate */ | |
9f8fe504 | 4147 | svm->vmcb->save.cr3 = kvm_read_cr3(vcpu); |
dcca1a65 | 4148 | mark_dirty(svm->vmcb, VMCB_CR); |
1c97f0a0 | 4149 | |
f40f6a45 | 4150 | svm_flush_tlb(vcpu); |
1c97f0a0 JR |
4151 | } |
4152 | ||
6aa8b732 AK |
4153 | static int is_disabled(void) |
4154 | { | |
6031a61c JR |
4155 | u64 vm_cr; |
4156 | ||
4157 | rdmsrl(MSR_VM_CR, vm_cr); | |
4158 | if (vm_cr & (1 << SVM_VM_CR_SVM_DISABLE)) | |
4159 | return 1; | |
4160 | ||
6aa8b732 AK |
4161 | return 0; |
4162 | } | |
4163 | ||
102d8325 IM |
4164 | static void |
4165 | svm_patch_hypercall(struct kvm_vcpu *vcpu, unsigned char *hypercall) | |
4166 | { | |
4167 | /* | |
4168 | * Patch in the VMMCALL instruction: | |
4169 | */ | |
4170 | hypercall[0] = 0x0f; | |
4171 | hypercall[1] = 0x01; | |
4172 | hypercall[2] = 0xd9; | |
102d8325 IM |
4173 | } |
4174 | ||
002c7f7c YS |
4175 | static void svm_check_processor_compat(void *rtn) |
4176 | { | |
4177 | *(int *)rtn = 0; | |
4178 | } | |
4179 | ||
774ead3a AK |
4180 | static bool svm_cpu_has_accelerated_tpr(void) |
4181 | { | |
4182 | return false; | |
4183 | } | |
4184 | ||
6d396b55 PB |
4185 | static bool svm_has_high_real_mode_segbase(void) |
4186 | { | |
4187 | return true; | |
4188 | } | |
4189 | ||
0e851880 SY |
4190 | static void svm_cpuid_update(struct kvm_vcpu *vcpu) |
4191 | { | |
4192 | } | |
4193 | ||
d4330ef2 JR |
4194 | static void svm_set_supported_cpuid(u32 func, struct kvm_cpuid_entry2 *entry) |
4195 | { | |
c2c63a49 | 4196 | switch (func) { |
4c62a2dc JR |
4197 | case 0x80000001: |
4198 | if (nested) | |
4199 | entry->ecx |= (1 << 2); /* Set SVM bit */ | |
4200 | break; | |
c2c63a49 JR |
4201 | case 0x8000000A: |
4202 | entry->eax = 1; /* SVM revision 1 */ | |
4203 | entry->ebx = 8; /* Lets support 8 ASIDs in case we add proper | |
4204 | ASID emulation to nested SVM */ | |
4205 | entry->ecx = 0; /* Reserved */ | |
7a190667 JR |
4206 | entry->edx = 0; /* Per default do not support any |
4207 | additional features */ | |
4208 | ||
4209 | /* Support next_rip if host supports it */ | |
2a6b20b8 | 4210 | if (boot_cpu_has(X86_FEATURE_NRIPS)) |
7a190667 | 4211 | entry->edx |= SVM_FEATURE_NRIP; |
c2c63a49 | 4212 | |
3d4aeaad JR |
4213 | /* Support NPT for the guest if enabled */ |
4214 | if (npt_enabled) | |
4215 | entry->edx |= SVM_FEATURE_NPT; | |
4216 | ||
c2c63a49 JR |
4217 | break; |
4218 | } | |
d4330ef2 JR |
4219 | } |
4220 | ||
17cc3935 | 4221 | static int svm_get_lpage_level(void) |
344f414f | 4222 | { |
17cc3935 | 4223 | return PT_PDPE_LEVEL; |
344f414f JR |
4224 | } |
4225 | ||
4e47c7a6 SY |
4226 | static bool svm_rdtscp_supported(void) |
4227 | { | |
4228 | return false; | |
4229 | } | |
4230 | ||
ad756a16 MJ |
4231 | static bool svm_invpcid_supported(void) |
4232 | { | |
4233 | return false; | |
4234 | } | |
4235 | ||
93c4adc7 PB |
4236 | static bool svm_mpx_supported(void) |
4237 | { | |
4238 | return false; | |
4239 | } | |
4240 | ||
55412b2e WL |
4241 | static bool svm_xsaves_supported(void) |
4242 | { | |
4243 | return false; | |
4244 | } | |
4245 | ||
f5f48ee1 SY |
4246 | static bool svm_has_wbinvd_exit(void) |
4247 | { | |
4248 | return true; | |
4249 | } | |
4250 | ||
02daab21 AK |
4251 | static void svm_fpu_deactivate(struct kvm_vcpu *vcpu) |
4252 | { | |
4253 | struct vcpu_svm *svm = to_svm(vcpu); | |
4254 | ||
18c918c5 | 4255 | set_exception_intercept(svm, NM_VECTOR); |
66a562f7 | 4256 | update_cr0_intercept(svm); |
02daab21 AK |
4257 | } |
4258 | ||
8061252e | 4259 | #define PRE_EX(exit) { .exit_code = (exit), \ |
40e19b51 | 4260 | .stage = X86_ICPT_PRE_EXCEPT, } |
cfec82cb | 4261 | #define POST_EX(exit) { .exit_code = (exit), \ |
40e19b51 | 4262 | .stage = X86_ICPT_POST_EXCEPT, } |
d7eb8203 | 4263 | #define POST_MEM(exit) { .exit_code = (exit), \ |
40e19b51 | 4264 | .stage = X86_ICPT_POST_MEMACCESS, } |
cfec82cb | 4265 | |
09941fbb | 4266 | static const struct __x86_intercept { |
cfec82cb JR |
4267 | u32 exit_code; |
4268 | enum x86_intercept_stage stage; | |
cfec82cb JR |
4269 | } x86_intercept_map[] = { |
4270 | [x86_intercept_cr_read] = POST_EX(SVM_EXIT_READ_CR0), | |
4271 | [x86_intercept_cr_write] = POST_EX(SVM_EXIT_WRITE_CR0), | |
4272 | [x86_intercept_clts] = POST_EX(SVM_EXIT_WRITE_CR0), | |
4273 | [x86_intercept_lmsw] = POST_EX(SVM_EXIT_WRITE_CR0), | |
4274 | [x86_intercept_smsw] = POST_EX(SVM_EXIT_READ_CR0), | |
3b88e41a JR |
4275 | [x86_intercept_dr_read] = POST_EX(SVM_EXIT_READ_DR0), |
4276 | [x86_intercept_dr_write] = POST_EX(SVM_EXIT_WRITE_DR0), | |
dee6bb70 JR |
4277 | [x86_intercept_sldt] = POST_EX(SVM_EXIT_LDTR_READ), |
4278 | [x86_intercept_str] = POST_EX(SVM_EXIT_TR_READ), | |
4279 | [x86_intercept_lldt] = POST_EX(SVM_EXIT_LDTR_WRITE), | |
4280 | [x86_intercept_ltr] = POST_EX(SVM_EXIT_TR_WRITE), | |
4281 | [x86_intercept_sgdt] = POST_EX(SVM_EXIT_GDTR_READ), | |
4282 | [x86_intercept_sidt] = POST_EX(SVM_EXIT_IDTR_READ), | |
4283 | [x86_intercept_lgdt] = POST_EX(SVM_EXIT_GDTR_WRITE), | |
4284 | [x86_intercept_lidt] = POST_EX(SVM_EXIT_IDTR_WRITE), | |
01de8b09 JR |
4285 | [x86_intercept_vmrun] = POST_EX(SVM_EXIT_VMRUN), |
4286 | [x86_intercept_vmmcall] = POST_EX(SVM_EXIT_VMMCALL), | |
4287 | [x86_intercept_vmload] = POST_EX(SVM_EXIT_VMLOAD), | |
4288 | [x86_intercept_vmsave] = POST_EX(SVM_EXIT_VMSAVE), | |
4289 | [x86_intercept_stgi] = POST_EX(SVM_EXIT_STGI), | |
4290 | [x86_intercept_clgi] = POST_EX(SVM_EXIT_CLGI), | |
4291 | [x86_intercept_skinit] = POST_EX(SVM_EXIT_SKINIT), | |
4292 | [x86_intercept_invlpga] = POST_EX(SVM_EXIT_INVLPGA), | |
d7eb8203 JR |
4293 | [x86_intercept_rdtscp] = POST_EX(SVM_EXIT_RDTSCP), |
4294 | [x86_intercept_monitor] = POST_MEM(SVM_EXIT_MONITOR), | |
4295 | [x86_intercept_mwait] = POST_EX(SVM_EXIT_MWAIT), | |
8061252e JR |
4296 | [x86_intercept_invlpg] = POST_EX(SVM_EXIT_INVLPG), |
4297 | [x86_intercept_invd] = POST_EX(SVM_EXIT_INVD), | |
4298 | [x86_intercept_wbinvd] = POST_EX(SVM_EXIT_WBINVD), | |
4299 | [x86_intercept_wrmsr] = POST_EX(SVM_EXIT_MSR), | |
4300 | [x86_intercept_rdtsc] = POST_EX(SVM_EXIT_RDTSC), | |
4301 | [x86_intercept_rdmsr] = POST_EX(SVM_EXIT_MSR), | |
4302 | [x86_intercept_rdpmc] = POST_EX(SVM_EXIT_RDPMC), | |
4303 | [x86_intercept_cpuid] = PRE_EX(SVM_EXIT_CPUID), | |
4304 | [x86_intercept_rsm] = PRE_EX(SVM_EXIT_RSM), | |
bf608f88 JR |
4305 | [x86_intercept_pause] = PRE_EX(SVM_EXIT_PAUSE), |
4306 | [x86_intercept_pushf] = PRE_EX(SVM_EXIT_PUSHF), | |
4307 | [x86_intercept_popf] = PRE_EX(SVM_EXIT_POPF), | |
4308 | [x86_intercept_intn] = PRE_EX(SVM_EXIT_SWINT), | |
4309 | [x86_intercept_iret] = PRE_EX(SVM_EXIT_IRET), | |
4310 | [x86_intercept_icebp] = PRE_EX(SVM_EXIT_ICEBP), | |
4311 | [x86_intercept_hlt] = POST_EX(SVM_EXIT_HLT), | |
f6511935 JR |
4312 | [x86_intercept_in] = POST_EX(SVM_EXIT_IOIO), |
4313 | [x86_intercept_ins] = POST_EX(SVM_EXIT_IOIO), | |
4314 | [x86_intercept_out] = POST_EX(SVM_EXIT_IOIO), | |
4315 | [x86_intercept_outs] = POST_EX(SVM_EXIT_IOIO), | |
cfec82cb JR |
4316 | }; |
4317 | ||
8061252e | 4318 | #undef PRE_EX |
cfec82cb | 4319 | #undef POST_EX |
d7eb8203 | 4320 | #undef POST_MEM |
cfec82cb | 4321 | |
8a76d7f2 JR |
4322 | static int svm_check_intercept(struct kvm_vcpu *vcpu, |
4323 | struct x86_instruction_info *info, | |
4324 | enum x86_intercept_stage stage) | |
4325 | { | |
cfec82cb JR |
4326 | struct vcpu_svm *svm = to_svm(vcpu); |
4327 | int vmexit, ret = X86EMUL_CONTINUE; | |
4328 | struct __x86_intercept icpt_info; | |
4329 | struct vmcb *vmcb = svm->vmcb; | |
4330 | ||
4331 | if (info->intercept >= ARRAY_SIZE(x86_intercept_map)) | |
4332 | goto out; | |
4333 | ||
4334 | icpt_info = x86_intercept_map[info->intercept]; | |
4335 | ||
40e19b51 | 4336 | if (stage != icpt_info.stage) |
cfec82cb JR |
4337 | goto out; |
4338 | ||
4339 | switch (icpt_info.exit_code) { | |
4340 | case SVM_EXIT_READ_CR0: | |
4341 | if (info->intercept == x86_intercept_cr_read) | |
4342 | icpt_info.exit_code += info->modrm_reg; | |
4343 | break; | |
4344 | case SVM_EXIT_WRITE_CR0: { | |
4345 | unsigned long cr0, val; | |
4346 | u64 intercept; | |
4347 | ||
4348 | if (info->intercept == x86_intercept_cr_write) | |
4349 | icpt_info.exit_code += info->modrm_reg; | |
4350 | ||
62baf44c JK |
4351 | if (icpt_info.exit_code != SVM_EXIT_WRITE_CR0 || |
4352 | info->intercept == x86_intercept_clts) | |
cfec82cb JR |
4353 | break; |
4354 | ||
4355 | intercept = svm->nested.intercept; | |
4356 | ||
4357 | if (!(intercept & (1ULL << INTERCEPT_SELECTIVE_CR0))) | |
4358 | break; | |
4359 | ||
4360 | cr0 = vcpu->arch.cr0 & ~SVM_CR0_SELECTIVE_MASK; | |
4361 | val = info->src_val & ~SVM_CR0_SELECTIVE_MASK; | |
4362 | ||
4363 | if (info->intercept == x86_intercept_lmsw) { | |
4364 | cr0 &= 0xfUL; | |
4365 | val &= 0xfUL; | |
4366 | /* lmsw can't clear PE - catch this here */ | |
4367 | if (cr0 & X86_CR0_PE) | |
4368 | val |= X86_CR0_PE; | |
4369 | } | |
4370 | ||
4371 | if (cr0 ^ val) | |
4372 | icpt_info.exit_code = SVM_EXIT_CR0_SEL_WRITE; | |
4373 | ||
4374 | break; | |
4375 | } | |
3b88e41a JR |
4376 | case SVM_EXIT_READ_DR0: |
4377 | case SVM_EXIT_WRITE_DR0: | |
4378 | icpt_info.exit_code += info->modrm_reg; | |
4379 | break; | |
8061252e JR |
4380 | case SVM_EXIT_MSR: |
4381 | if (info->intercept == x86_intercept_wrmsr) | |
4382 | vmcb->control.exit_info_1 = 1; | |
4383 | else | |
4384 | vmcb->control.exit_info_1 = 0; | |
4385 | break; | |
bf608f88 JR |
4386 | case SVM_EXIT_PAUSE: |
4387 | /* | |
4388 | * We get this for NOP only, but pause | |
4389 | * is rep not, check this here | |
4390 | */ | |
4391 | if (info->rep_prefix != REPE_PREFIX) | |
4392 | goto out; | |
f6511935 JR |
4393 | case SVM_EXIT_IOIO: { |
4394 | u64 exit_info; | |
4395 | u32 bytes; | |
4396 | ||
f6511935 JR |
4397 | if (info->intercept == x86_intercept_in || |
4398 | info->intercept == x86_intercept_ins) { | |
6cbc5f5a JK |
4399 | exit_info = ((info->src_val & 0xffff) << 16) | |
4400 | SVM_IOIO_TYPE_MASK; | |
f6511935 | 4401 | bytes = info->dst_bytes; |
6493f157 | 4402 | } else { |
6cbc5f5a | 4403 | exit_info = (info->dst_val & 0xffff) << 16; |
6493f157 | 4404 | bytes = info->src_bytes; |
f6511935 JR |
4405 | } |
4406 | ||
4407 | if (info->intercept == x86_intercept_outs || | |
4408 | info->intercept == x86_intercept_ins) | |
4409 | exit_info |= SVM_IOIO_STR_MASK; | |
4410 | ||
4411 | if (info->rep_prefix) | |
4412 | exit_info |= SVM_IOIO_REP_MASK; | |
4413 | ||
4414 | bytes = min(bytes, 4u); | |
4415 | ||
4416 | exit_info |= bytes << SVM_IOIO_SIZE_SHIFT; | |
4417 | ||
4418 | exit_info |= (u32)info->ad_bytes << (SVM_IOIO_ASIZE_SHIFT - 1); | |
4419 | ||
4420 | vmcb->control.exit_info_1 = exit_info; | |
4421 | vmcb->control.exit_info_2 = info->next_rip; | |
4422 | ||
4423 | break; | |
4424 | } | |
cfec82cb JR |
4425 | default: |
4426 | break; | |
4427 | } | |
4428 | ||
f104765b BD |
4429 | /* TODO: Advertise NRIPS to guest hypervisor unconditionally */ |
4430 | if (static_cpu_has(X86_FEATURE_NRIPS)) | |
4431 | vmcb->control.next_rip = info->next_rip; | |
cfec82cb JR |
4432 | vmcb->control.exit_code = icpt_info.exit_code; |
4433 | vmexit = nested_svm_exit_handled(svm); | |
4434 | ||
4435 | ret = (vmexit == NESTED_EXIT_DONE) ? X86EMUL_INTERCEPTED | |
4436 | : X86EMUL_CONTINUE; | |
4437 | ||
4438 | out: | |
4439 | return ret; | |
8a76d7f2 JR |
4440 | } |
4441 | ||
a547c6db YZ |
4442 | static void svm_handle_external_intr(struct kvm_vcpu *vcpu) |
4443 | { | |
4444 | local_irq_enable(); | |
4445 | } | |
4446 | ||
ae97a3b8 RK |
4447 | static void svm_sched_in(struct kvm_vcpu *vcpu, int cpu) |
4448 | { | |
4449 | } | |
4450 | ||
cbdd1bea | 4451 | static struct kvm_x86_ops svm_x86_ops = { |
6aa8b732 AK |
4452 | .cpu_has_kvm_support = has_svm, |
4453 | .disabled_by_bios = is_disabled, | |
4454 | .hardware_setup = svm_hardware_setup, | |
4455 | .hardware_unsetup = svm_hardware_unsetup, | |
002c7f7c | 4456 | .check_processor_compatibility = svm_check_processor_compat, |
6aa8b732 AK |
4457 | .hardware_enable = svm_hardware_enable, |
4458 | .hardware_disable = svm_hardware_disable, | |
774ead3a | 4459 | .cpu_has_accelerated_tpr = svm_cpu_has_accelerated_tpr, |
6d396b55 | 4460 | .cpu_has_high_real_mode_segbase = svm_has_high_real_mode_segbase, |
6aa8b732 AK |
4461 | |
4462 | .vcpu_create = svm_create_vcpu, | |
4463 | .vcpu_free = svm_free_vcpu, | |
04d2cc77 | 4464 | .vcpu_reset = svm_vcpu_reset, |
6aa8b732 | 4465 | |
04d2cc77 | 4466 | .prepare_guest_switch = svm_prepare_guest_switch, |
6aa8b732 AK |
4467 | .vcpu_load = svm_vcpu_load, |
4468 | .vcpu_put = svm_vcpu_put, | |
4469 | ||
c8639010 | 4470 | .update_db_bp_intercept = update_db_bp_intercept, |
6aa8b732 AK |
4471 | .get_msr = svm_get_msr, |
4472 | .set_msr = svm_set_msr, | |
4473 | .get_segment_base = svm_get_segment_base, | |
4474 | .get_segment = svm_get_segment, | |
4475 | .set_segment = svm_set_segment, | |
2e4d2653 | 4476 | .get_cpl = svm_get_cpl, |
1747fb71 | 4477 | .get_cs_db_l_bits = kvm_get_cs_db_l_bits, |
e8467fda | 4478 | .decache_cr0_guest_bits = svm_decache_cr0_guest_bits, |
aff48baa | 4479 | .decache_cr3 = svm_decache_cr3, |
25c4c276 | 4480 | .decache_cr4_guest_bits = svm_decache_cr4_guest_bits, |
6aa8b732 | 4481 | .set_cr0 = svm_set_cr0, |
6aa8b732 AK |
4482 | .set_cr3 = svm_set_cr3, |
4483 | .set_cr4 = svm_set_cr4, | |
4484 | .set_efer = svm_set_efer, | |
4485 | .get_idt = svm_get_idt, | |
4486 | .set_idt = svm_set_idt, | |
4487 | .get_gdt = svm_get_gdt, | |
4488 | .set_gdt = svm_set_gdt, | |
73aaf249 JK |
4489 | .get_dr6 = svm_get_dr6, |
4490 | .set_dr6 = svm_set_dr6, | |
020df079 | 4491 | .set_dr7 = svm_set_dr7, |
facb0139 | 4492 | .sync_dirty_debug_regs = svm_sync_dirty_debug_regs, |
6de4f3ad | 4493 | .cache_reg = svm_cache_reg, |
6aa8b732 AK |
4494 | .get_rflags = svm_get_rflags, |
4495 | .set_rflags = svm_set_rflags, | |
0fdd74f7 | 4496 | .fpu_activate = svm_fpu_activate, |
02daab21 | 4497 | .fpu_deactivate = svm_fpu_deactivate, |
6aa8b732 | 4498 | |
6aa8b732 | 4499 | .tlb_flush = svm_flush_tlb, |
6aa8b732 | 4500 | |
6aa8b732 | 4501 | .run = svm_vcpu_run, |
04d2cc77 | 4502 | .handle_exit = handle_exit, |
6aa8b732 | 4503 | .skip_emulated_instruction = skip_emulated_instruction, |
2809f5d2 GC |
4504 | .set_interrupt_shadow = svm_set_interrupt_shadow, |
4505 | .get_interrupt_shadow = svm_get_interrupt_shadow, | |
102d8325 | 4506 | .patch_hypercall = svm_patch_hypercall, |
2a8067f1 | 4507 | .set_irq = svm_set_irq, |
95ba8273 | 4508 | .set_nmi = svm_inject_nmi, |
298101da | 4509 | .queue_exception = svm_queue_exception, |
b463a6f7 | 4510 | .cancel_injection = svm_cancel_injection, |
78646121 | 4511 | .interrupt_allowed = svm_interrupt_allowed, |
95ba8273 | 4512 | .nmi_allowed = svm_nmi_allowed, |
3cfc3092 JK |
4513 | .get_nmi_mask = svm_get_nmi_mask, |
4514 | .set_nmi_mask = svm_set_nmi_mask, | |
95ba8273 GN |
4515 | .enable_nmi_window = enable_nmi_window, |
4516 | .enable_irq_window = enable_irq_window, | |
4517 | .update_cr8_intercept = update_cr8_intercept, | |
8d14695f | 4518 | .set_virtual_x2apic_mode = svm_set_virtual_x2apic_mode, |
c7c9c56c YZ |
4519 | .vm_has_apicv = svm_vm_has_apicv, |
4520 | .load_eoi_exitmap = svm_load_eoi_exitmap, | |
a20ed54d | 4521 | .sync_pir_to_irr = svm_sync_pir_to_irr, |
cbc94022 IE |
4522 | |
4523 | .set_tss_addr = svm_set_tss_addr, | |
67253af5 | 4524 | .get_tdp_level = get_npt_level, |
4b12f0de | 4525 | .get_mt_mask = svm_get_mt_mask, |
229456fc | 4526 | |
586f9607 | 4527 | .get_exit_info = svm_get_exit_info, |
586f9607 | 4528 | |
17cc3935 | 4529 | .get_lpage_level = svm_get_lpage_level, |
0e851880 SY |
4530 | |
4531 | .cpuid_update = svm_cpuid_update, | |
4e47c7a6 SY |
4532 | |
4533 | .rdtscp_supported = svm_rdtscp_supported, | |
ad756a16 | 4534 | .invpcid_supported = svm_invpcid_supported, |
93c4adc7 | 4535 | .mpx_supported = svm_mpx_supported, |
55412b2e | 4536 | .xsaves_supported = svm_xsaves_supported, |
d4330ef2 JR |
4537 | |
4538 | .set_supported_cpuid = svm_set_supported_cpuid, | |
f5f48ee1 SY |
4539 | |
4540 | .has_wbinvd_exit = svm_has_wbinvd_exit, | |
99e3e30a | 4541 | |
4051b188 | 4542 | .set_tsc_khz = svm_set_tsc_khz, |
ba904635 | 4543 | .read_tsc_offset = svm_read_tsc_offset, |
99e3e30a | 4544 | .write_tsc_offset = svm_write_tsc_offset, |
e48672fa | 4545 | .adjust_tsc_offset = svm_adjust_tsc_offset, |
857e4099 | 4546 | .compute_tsc_offset = svm_compute_tsc_offset, |
d5c1785d | 4547 | .read_l1_tsc = svm_read_l1_tsc, |
1c97f0a0 JR |
4548 | |
4549 | .set_tdp_cr3 = set_tdp_cr3, | |
8a76d7f2 JR |
4550 | |
4551 | .check_intercept = svm_check_intercept, | |
a547c6db | 4552 | .handle_external_intr = svm_handle_external_intr, |
ae97a3b8 RK |
4553 | |
4554 | .sched_in = svm_sched_in, | |
25462f7f WH |
4555 | |
4556 | .pmu_ops = &amd_pmu_ops, | |
6aa8b732 AK |
4557 | }; |
4558 | ||
4559 | static int __init svm_init(void) | |
4560 | { | |
cb498ea2 | 4561 | return kvm_init(&svm_x86_ops, sizeof(struct vcpu_svm), |
0ee75bea | 4562 | __alignof__(struct vcpu_svm), THIS_MODULE); |
6aa8b732 AK |
4563 | } |
4564 | ||
4565 | static void __exit svm_exit(void) | |
4566 | { | |
cb498ea2 | 4567 | kvm_exit(); |
6aa8b732 AK |
4568 | } |
4569 | ||
4570 | module_init(svm_init) | |
4571 | module_exit(svm_exit) |