]>
Commit | Line | Data |
---|---|---|
20c8ccb1 | 1 | // SPDX-License-Identifier: GPL-2.0-only |
043405e1 CO |
2 | /* |
3 | * Kernel-based Virtual Machine driver for Linux | |
4 | * | |
5 | * derived from drivers/kvm/kvm_main.c | |
6 | * | |
7 | * Copyright (C) 2006 Qumranet, Inc. | |
4d5c5d0f BAY |
8 | * Copyright (C) 2008 Qumranet, Inc. |
9 | * Copyright IBM Corporation, 2008 | |
9611c187 | 10 | * Copyright 2010 Red Hat, Inc. and/or its affiliates. |
043405e1 CO |
11 | * |
12 | * Authors: | |
13 | * Avi Kivity <avi@qumranet.com> | |
14 | * Yaniv Kamay <yaniv@qumranet.com> | |
4d5c5d0f BAY |
15 | * Amit Shah <amit.shah@qumranet.com> |
16 | * Ben-Ami Yassour <benami@il.ibm.com> | |
043405e1 CO |
17 | */ |
18 | ||
edf88417 | 19 | #include <linux/kvm_host.h> |
313a3dc7 | 20 | #include "irq.h" |
88197e6a | 21 | #include "ioapic.h" |
1d737c8a | 22 | #include "mmu.h" |
7837699f | 23 | #include "i8254.h" |
37817f29 | 24 | #include "tss.h" |
5fdbf976 | 25 | #include "kvm_cache_regs.h" |
2f728d66 | 26 | #include "kvm_emulate.h" |
26eef70c | 27 | #include "x86.h" |
00b27a3e | 28 | #include "cpuid.h" |
474a5bb9 | 29 | #include "pmu.h" |
e83d5887 | 30 | #include "hyperv.h" |
8df14af4 | 31 | #include "lapic.h" |
313a3dc7 | 32 | |
18068523 | 33 | #include <linux/clocksource.h> |
4d5c5d0f | 34 | #include <linux/interrupt.h> |
313a3dc7 CO |
35 | #include <linux/kvm.h> |
36 | #include <linux/fs.h> | |
37 | #include <linux/vmalloc.h> | |
1767e931 PG |
38 | #include <linux/export.h> |
39 | #include <linux/moduleparam.h> | |
0de10343 | 40 | #include <linux/mman.h> |
2bacc55c | 41 | #include <linux/highmem.h> |
19de40a8 | 42 | #include <linux/iommu.h> |
62c476c7 | 43 | #include <linux/intel-iommu.h> |
c8076604 | 44 | #include <linux/cpufreq.h> |
18863bdd | 45 | #include <linux/user-return-notifier.h> |
a983fb23 | 46 | #include <linux/srcu.h> |
5a0e3ad6 | 47 | #include <linux/slab.h> |
ff9d07a0 | 48 | #include <linux/perf_event.h> |
7bee342a | 49 | #include <linux/uaccess.h> |
af585b92 | 50 | #include <linux/hash.h> |
a1b60c1c | 51 | #include <linux/pci.h> |
16e8d74d MT |
52 | #include <linux/timekeeper_internal.h> |
53 | #include <linux/pvclock_gtod.h> | |
87276880 FW |
54 | #include <linux/kvm_irqfd.h> |
55 | #include <linux/irqbypass.h> | |
3905f9ad | 56 | #include <linux/sched/stat.h> |
0c5f81da | 57 | #include <linux/sched/isolation.h> |
d0ec49d4 | 58 | #include <linux/mem_encrypt.h> |
72c3c0fe | 59 | #include <linux/entry-kvm.h> |
3905f9ad | 60 | |
aec51dc4 | 61 | #include <trace/events/kvm.h> |
2ed152af | 62 | |
24f1e32c | 63 | #include <asm/debugreg.h> |
d825ed0a | 64 | #include <asm/msr.h> |
a5f61300 | 65 | #include <asm/desc.h> |
890ca9ae | 66 | #include <asm/mce.h> |
f89e32e0 | 67 | #include <linux/kernel_stat.h> |
78f7f1e5 | 68 | #include <asm/fpu/internal.h> /* Ugh! */ |
1d5f066e | 69 | #include <asm/pvclock.h> |
217fc9cf | 70 | #include <asm/div64.h> |
efc64404 | 71 | #include <asm/irq_remapping.h> |
b0c39dc6 | 72 | #include <asm/mshyperv.h> |
0092e434 | 73 | #include <asm/hypervisor.h> |
9715092f | 74 | #include <asm/tlbflush.h> |
bf8c55d8 | 75 | #include <asm/intel_pt.h> |
b3dc0695 | 76 | #include <asm/emulate_prefix.h> |
dd2cb348 | 77 | #include <clocksource/hyperv_timer.h> |
043405e1 | 78 | |
d1898b73 DH |
79 | #define CREATE_TRACE_POINTS |
80 | #include "trace.h" | |
81 | ||
313a3dc7 | 82 | #define MAX_IO_MSRS 256 |
890ca9ae | 83 | #define KVM_MAX_MCE_BANKS 32 |
c45dcc71 AR |
84 | u64 __read_mostly kvm_mce_cap_supported = MCG_CTL_P | MCG_SER_P; |
85 | EXPORT_SYMBOL_GPL(kvm_mce_cap_supported); | |
890ca9ae | 86 | |
0f65dd70 | 87 | #define emul_to_vcpu(ctxt) \ |
c9b8b07c | 88 | ((struct kvm_vcpu *)(ctxt)->vcpu) |
0f65dd70 | 89 | |
50a37eb4 JR |
90 | /* EFER defaults: |
91 | * - enable syscall per default because its emulated by KVM | |
92 | * - enable LME and LMA per default on 64 bit KVM | |
93 | */ | |
94 | #ifdef CONFIG_X86_64 | |
1260edbe LJ |
95 | static |
96 | u64 __read_mostly efer_reserved_bits = ~((u64)(EFER_SCE | EFER_LME | EFER_LMA)); | |
50a37eb4 | 97 | #else |
1260edbe | 98 | static u64 __read_mostly efer_reserved_bits = ~((u64)EFER_SCE); |
50a37eb4 | 99 | #endif |
313a3dc7 | 100 | |
b11306b5 SC |
101 | static u64 __read_mostly cr4_reserved_bits = CR4_RESERVED_BITS; |
102 | ||
c519265f RK |
103 | #define KVM_X2APIC_API_VALID_FLAGS (KVM_X2APIC_API_USE_32BIT_IDS | \ |
104 | KVM_X2APIC_API_DISABLE_BROADCAST_QUIRK) | |
37131313 | 105 | |
cb142eb7 | 106 | static void update_cr8_intercept(struct kvm_vcpu *vcpu); |
7460fb4a | 107 | static void process_nmi(struct kvm_vcpu *vcpu); |
1f7becf1 | 108 | static void process_smi(struct kvm_vcpu *vcpu); |
ee2cd4b7 | 109 | static void enter_smm(struct kvm_vcpu *vcpu); |
6addfc42 | 110 | static void __kvm_set_rflags(struct kvm_vcpu *vcpu, unsigned long rflags); |
01643c51 KH |
111 | static void store_regs(struct kvm_vcpu *vcpu); |
112 | static int sync_regs(struct kvm_vcpu *vcpu); | |
674eea0f | 113 | |
afaf0b2f | 114 | struct kvm_x86_ops kvm_x86_ops __read_mostly; |
5fdbf976 | 115 | EXPORT_SYMBOL_GPL(kvm_x86_ops); |
97896d04 | 116 | |
893590c7 | 117 | static bool __read_mostly ignore_msrs = 0; |
476bc001 | 118 | module_param(ignore_msrs, bool, S_IRUGO | S_IWUSR); |
ed85c068 | 119 | |
d855066f | 120 | bool __read_mostly report_ignored_msrs = true; |
fab0aa3b | 121 | module_param(report_ignored_msrs, bool, S_IRUGO | S_IWUSR); |
d855066f | 122 | EXPORT_SYMBOL_GPL(report_ignored_msrs); |
fab0aa3b | 123 | |
4c27625b | 124 | unsigned int min_timer_period_us = 200; |
9ed96e87 MT |
125 | module_param(min_timer_period_us, uint, S_IRUGO | S_IWUSR); |
126 | ||
630994b3 MT |
127 | static bool __read_mostly kvmclock_periodic_sync = true; |
128 | module_param(kvmclock_periodic_sync, bool, S_IRUGO); | |
129 | ||
893590c7 | 130 | bool __read_mostly kvm_has_tsc_control; |
92a1f12d | 131 | EXPORT_SYMBOL_GPL(kvm_has_tsc_control); |
893590c7 | 132 | u32 __read_mostly kvm_max_guest_tsc_khz; |
92a1f12d | 133 | EXPORT_SYMBOL_GPL(kvm_max_guest_tsc_khz); |
bc9b961b HZ |
134 | u8 __read_mostly kvm_tsc_scaling_ratio_frac_bits; |
135 | EXPORT_SYMBOL_GPL(kvm_tsc_scaling_ratio_frac_bits); | |
136 | u64 __read_mostly kvm_max_tsc_scaling_ratio; | |
137 | EXPORT_SYMBOL_GPL(kvm_max_tsc_scaling_ratio); | |
64672c95 YJ |
138 | u64 __read_mostly kvm_default_tsc_scaling_ratio; |
139 | EXPORT_SYMBOL_GPL(kvm_default_tsc_scaling_ratio); | |
fe6b6bc8 CQ |
140 | bool __read_mostly kvm_has_bus_lock_exit; |
141 | EXPORT_SYMBOL_GPL(kvm_has_bus_lock_exit); | |
92a1f12d | 142 | |
cc578287 | 143 | /* tsc tolerance in parts per million - default to 1/2 of the NTP threshold */ |
893590c7 | 144 | static u32 __read_mostly tsc_tolerance_ppm = 250; |
cc578287 ZA |
145 | module_param(tsc_tolerance_ppm, uint, S_IRUGO | S_IWUSR); |
146 | ||
c3941d9e SC |
147 | /* |
148 | * lapic timer advance (tscdeadline mode only) in nanoseconds. '-1' enables | |
149 | * adaptive tuning starting from default advancment of 1000ns. '0' disables | |
150 | * advancement entirely. Any other value is used as-is and disables adaptive | |
151 | * tuning, i.e. allows priveleged userspace to set an exact advancement time. | |
152 | */ | |
153 | static int __read_mostly lapic_timer_advance_ns = -1; | |
0e6edceb | 154 | module_param(lapic_timer_advance_ns, int, S_IRUGO | S_IWUSR); |
d0659d94 | 155 | |
52004014 FW |
156 | static bool __read_mostly vector_hashing = true; |
157 | module_param(vector_hashing, bool, S_IRUGO); | |
158 | ||
c4ae60e4 LA |
159 | bool __read_mostly enable_vmware_backdoor = false; |
160 | module_param(enable_vmware_backdoor, bool, S_IRUGO); | |
161 | EXPORT_SYMBOL_GPL(enable_vmware_backdoor); | |
162 | ||
6c86eedc WL |
163 | static bool __read_mostly force_emulation_prefix = false; |
164 | module_param(force_emulation_prefix, bool, S_IRUGO); | |
165 | ||
0c5f81da WL |
166 | int __read_mostly pi_inject_timer = -1; |
167 | module_param(pi_inject_timer, bint, S_IRUGO | S_IWUSR); | |
168 | ||
7e34fbd0 SC |
169 | /* |
170 | * Restoring the host value for MSRs that are only consumed when running in | |
171 | * usermode, e.g. SYSCALL MSRs and TSC_AUX, can be deferred until the CPU | |
172 | * returns to userspace, i.e. the kernel can run with the guest's value. | |
173 | */ | |
174 | #define KVM_MAX_NR_USER_RETURN_MSRS 16 | |
18863bdd | 175 | |
7e34fbd0 | 176 | struct kvm_user_return_msrs_global { |
18863bdd | 177 | int nr; |
7e34fbd0 | 178 | u32 msrs[KVM_MAX_NR_USER_RETURN_MSRS]; |
18863bdd AK |
179 | }; |
180 | ||
7e34fbd0 | 181 | struct kvm_user_return_msrs { |
18863bdd AK |
182 | struct user_return_notifier urn; |
183 | bool registered; | |
7e34fbd0 | 184 | struct kvm_user_return_msr_values { |
2bf78fa7 SY |
185 | u64 host; |
186 | u64 curr; | |
7e34fbd0 | 187 | } values[KVM_MAX_NR_USER_RETURN_MSRS]; |
18863bdd AK |
188 | }; |
189 | ||
7e34fbd0 SC |
190 | static struct kvm_user_return_msrs_global __read_mostly user_return_msrs_global; |
191 | static struct kvm_user_return_msrs __percpu *user_return_msrs; | |
18863bdd | 192 | |
cfc48181 SC |
193 | #define KVM_SUPPORTED_XCR0 (XFEATURE_MASK_FP | XFEATURE_MASK_SSE \ |
194 | | XFEATURE_MASK_YMM | XFEATURE_MASK_BNDREGS \ | |
195 | | XFEATURE_MASK_BNDCSR | XFEATURE_MASK_AVX512 \ | |
196 | | XFEATURE_MASK_PKRU) | |
197 | ||
91661989 SC |
198 | u64 __read_mostly host_efer; |
199 | EXPORT_SYMBOL_GPL(host_efer); | |
200 | ||
b96e6506 | 201 | bool __read_mostly allow_smaller_maxphyaddr = 0; |
3edd6839 MG |
202 | EXPORT_SYMBOL_GPL(allow_smaller_maxphyaddr); |
203 | ||
86137773 TL |
204 | u64 __read_mostly host_xss; |
205 | EXPORT_SYMBOL_GPL(host_xss); | |
408e9a31 PB |
206 | u64 __read_mostly supported_xss; |
207 | EXPORT_SYMBOL_GPL(supported_xss); | |
139a12cf | 208 | |
417bc304 | 209 | struct kvm_stats_debugfs_item debugfs_entries[] = { |
812756a8 EGE |
210 | VCPU_STAT("pf_fixed", pf_fixed), |
211 | VCPU_STAT("pf_guest", pf_guest), | |
212 | VCPU_STAT("tlb_flush", tlb_flush), | |
213 | VCPU_STAT("invlpg", invlpg), | |
214 | VCPU_STAT("exits", exits), | |
215 | VCPU_STAT("io_exits", io_exits), | |
216 | VCPU_STAT("mmio_exits", mmio_exits), | |
217 | VCPU_STAT("signal_exits", signal_exits), | |
218 | VCPU_STAT("irq_window", irq_window_exits), | |
219 | VCPU_STAT("nmi_window", nmi_window_exits), | |
220 | VCPU_STAT("halt_exits", halt_exits), | |
221 | VCPU_STAT("halt_successful_poll", halt_successful_poll), | |
222 | VCPU_STAT("halt_attempted_poll", halt_attempted_poll), | |
223 | VCPU_STAT("halt_poll_invalid", halt_poll_invalid), | |
224 | VCPU_STAT("halt_wakeup", halt_wakeup), | |
225 | VCPU_STAT("hypercalls", hypercalls), | |
226 | VCPU_STAT("request_irq", request_irq_exits), | |
227 | VCPU_STAT("irq_exits", irq_exits), | |
228 | VCPU_STAT("host_state_reload", host_state_reload), | |
229 | VCPU_STAT("fpu_reload", fpu_reload), | |
230 | VCPU_STAT("insn_emulation", insn_emulation), | |
231 | VCPU_STAT("insn_emulation_fail", insn_emulation_fail), | |
232 | VCPU_STAT("irq_injections", irq_injections), | |
233 | VCPU_STAT("nmi_injections", nmi_injections), | |
234 | VCPU_STAT("req_event", req_event), | |
235 | VCPU_STAT("l1d_flush", l1d_flush), | |
cb953129 DM |
236 | VCPU_STAT("halt_poll_success_ns", halt_poll_success_ns), |
237 | VCPU_STAT("halt_poll_fail_ns", halt_poll_fail_ns), | |
812756a8 EGE |
238 | VM_STAT("mmu_shadow_zapped", mmu_shadow_zapped), |
239 | VM_STAT("mmu_pte_write", mmu_pte_write), | |
812756a8 EGE |
240 | VM_STAT("mmu_pde_zapped", mmu_pde_zapped), |
241 | VM_STAT("mmu_flooded", mmu_flooded), | |
242 | VM_STAT("mmu_recycled", mmu_recycled), | |
243 | VM_STAT("mmu_cache_miss", mmu_cache_miss), | |
244 | VM_STAT("mmu_unsync", mmu_unsync), | |
245 | VM_STAT("remote_tlb_flush", remote_tlb_flush), | |
246 | VM_STAT("largepages", lpages, .mode = 0444), | |
247 | VM_STAT("nx_largepages_splitted", nx_lpage_splits, .mode = 0444), | |
248 | VM_STAT("max_mmu_page_hash_collisions", max_mmu_page_hash_collisions), | |
417bc304 HB |
249 | { NULL } |
250 | }; | |
251 | ||
2acf923e | 252 | u64 __read_mostly host_xcr0; |
cfc48181 SC |
253 | u64 __read_mostly supported_xcr0; |
254 | EXPORT_SYMBOL_GPL(supported_xcr0); | |
2acf923e | 255 | |
80fbd280 | 256 | static struct kmem_cache *x86_fpu_cache; |
b666a4b6 | 257 | |
c9b8b07c SC |
258 | static struct kmem_cache *x86_emulator_cache; |
259 | ||
6abe9c13 PX |
260 | /* |
261 | * When called, it means the previous get/set msr reached an invalid msr. | |
cc4cb017 | 262 | * Return true if we want to ignore/silent this failed msr access. |
6abe9c13 | 263 | */ |
cc4cb017 ML |
264 | static bool kvm_msr_ignored_check(struct kvm_vcpu *vcpu, u32 msr, |
265 | u64 data, bool write) | |
6abe9c13 PX |
266 | { |
267 | const char *op = write ? "wrmsr" : "rdmsr"; | |
268 | ||
269 | if (ignore_msrs) { | |
270 | if (report_ignored_msrs) | |
d383b314 TI |
271 | kvm_pr_unimpl("ignored %s: 0x%x data 0x%llx\n", |
272 | op, msr, data); | |
6abe9c13 | 273 | /* Mask the error */ |
cc4cb017 | 274 | return true; |
6abe9c13 | 275 | } else { |
d383b314 TI |
276 | kvm_debug_ratelimited("unhandled %s: 0x%x data 0x%llx\n", |
277 | op, msr, data); | |
cc4cb017 | 278 | return false; |
6abe9c13 PX |
279 | } |
280 | } | |
281 | ||
c9b8b07c SC |
282 | static struct kmem_cache *kvm_alloc_emulator_cache(void) |
283 | { | |
06add254 SC |
284 | unsigned int useroffset = offsetof(struct x86_emulate_ctxt, src); |
285 | unsigned int size = sizeof(struct x86_emulate_ctxt); | |
286 | ||
287 | return kmem_cache_create_usercopy("x86_emulator", size, | |
c9b8b07c | 288 | __alignof__(struct x86_emulate_ctxt), |
06add254 SC |
289 | SLAB_ACCOUNT, useroffset, |
290 | size - useroffset, NULL); | |
c9b8b07c SC |
291 | } |
292 | ||
b6785def | 293 | static int emulator_fix_hypercall(struct x86_emulate_ctxt *ctxt); |
d6aa1000 | 294 | |
af585b92 GN |
295 | static inline void kvm_async_pf_hash_reset(struct kvm_vcpu *vcpu) |
296 | { | |
297 | int i; | |
dd03bcaa | 298 | for (i = 0; i < ASYNC_PF_PER_VCPU; i++) |
af585b92 GN |
299 | vcpu->arch.apf.gfns[i] = ~0; |
300 | } | |
301 | ||
18863bdd AK |
302 | static void kvm_on_user_return(struct user_return_notifier *urn) |
303 | { | |
304 | unsigned slot; | |
7e34fbd0 SC |
305 | struct kvm_user_return_msrs *msrs |
306 | = container_of(urn, struct kvm_user_return_msrs, urn); | |
307 | struct kvm_user_return_msr_values *values; | |
1650b4eb IA |
308 | unsigned long flags; |
309 | ||
310 | /* | |
311 | * Disabling irqs at this point since the following code could be | |
312 | * interrupted and executed through kvm_arch_hardware_disable() | |
313 | */ | |
314 | local_irq_save(flags); | |
7e34fbd0 SC |
315 | if (msrs->registered) { |
316 | msrs->registered = false; | |
1650b4eb IA |
317 | user_return_notifier_unregister(urn); |
318 | } | |
319 | local_irq_restore(flags); | |
7e34fbd0 SC |
320 | for (slot = 0; slot < user_return_msrs_global.nr; ++slot) { |
321 | values = &msrs->values[slot]; | |
2bf78fa7 | 322 | if (values->host != values->curr) { |
7e34fbd0 | 323 | wrmsrl(user_return_msrs_global.msrs[slot], values->host); |
2bf78fa7 | 324 | values->curr = values->host; |
18863bdd AK |
325 | } |
326 | } | |
18863bdd AK |
327 | } |
328 | ||
7e34fbd0 | 329 | void kvm_define_user_return_msr(unsigned slot, u32 msr) |
2bf78fa7 | 330 | { |
7e34fbd0 SC |
331 | BUG_ON(slot >= KVM_MAX_NR_USER_RETURN_MSRS); |
332 | user_return_msrs_global.msrs[slot] = msr; | |
333 | if (slot >= user_return_msrs_global.nr) | |
334 | user_return_msrs_global.nr = slot + 1; | |
18863bdd | 335 | } |
7e34fbd0 | 336 | EXPORT_SYMBOL_GPL(kvm_define_user_return_msr); |
18863bdd | 337 | |
7e34fbd0 | 338 | static void kvm_user_return_msr_cpu_online(void) |
18863bdd | 339 | { |
05c19c2f | 340 | unsigned int cpu = smp_processor_id(); |
7e34fbd0 | 341 | struct kvm_user_return_msrs *msrs = per_cpu_ptr(user_return_msrs, cpu); |
05c19c2f SC |
342 | u64 value; |
343 | int i; | |
18863bdd | 344 | |
7e34fbd0 SC |
345 | for (i = 0; i < user_return_msrs_global.nr; ++i) { |
346 | rdmsrl_safe(user_return_msrs_global.msrs[i], &value); | |
347 | msrs->values[i].host = value; | |
348 | msrs->values[i].curr = value; | |
05c19c2f | 349 | } |
18863bdd AK |
350 | } |
351 | ||
7e34fbd0 | 352 | int kvm_set_user_return_msr(unsigned slot, u64 value, u64 mask) |
18863bdd | 353 | { |
013f6a5d | 354 | unsigned int cpu = smp_processor_id(); |
7e34fbd0 | 355 | struct kvm_user_return_msrs *msrs = per_cpu_ptr(user_return_msrs, cpu); |
8b3c3104 | 356 | int err; |
18863bdd | 357 | |
7e34fbd0 SC |
358 | value = (value & mask) | (msrs->values[slot].host & ~mask); |
359 | if (value == msrs->values[slot].curr) | |
8b3c3104 | 360 | return 0; |
7e34fbd0 | 361 | err = wrmsrl_safe(user_return_msrs_global.msrs[slot], value); |
8b3c3104 AH |
362 | if (err) |
363 | return 1; | |
364 | ||
7e34fbd0 SC |
365 | msrs->values[slot].curr = value; |
366 | if (!msrs->registered) { | |
367 | msrs->urn.on_user_return = kvm_on_user_return; | |
368 | user_return_notifier_register(&msrs->urn); | |
369 | msrs->registered = true; | |
18863bdd | 370 | } |
8b3c3104 | 371 | return 0; |
18863bdd | 372 | } |
7e34fbd0 | 373 | EXPORT_SYMBOL_GPL(kvm_set_user_return_msr); |
18863bdd | 374 | |
13a34e06 | 375 | static void drop_user_return_notifiers(void) |
3548bab5 | 376 | { |
013f6a5d | 377 | unsigned int cpu = smp_processor_id(); |
7e34fbd0 | 378 | struct kvm_user_return_msrs *msrs = per_cpu_ptr(user_return_msrs, cpu); |
3548bab5 | 379 | |
7e34fbd0 SC |
380 | if (msrs->registered) |
381 | kvm_on_user_return(&msrs->urn); | |
3548bab5 AK |
382 | } |
383 | ||
6866b83e CO |
384 | u64 kvm_get_apic_base(struct kvm_vcpu *vcpu) |
385 | { | |
8a5a87d9 | 386 | return vcpu->arch.apic_base; |
6866b83e CO |
387 | } |
388 | EXPORT_SYMBOL_GPL(kvm_get_apic_base); | |
389 | ||
58871649 JM |
390 | enum lapic_mode kvm_get_apic_mode(struct kvm_vcpu *vcpu) |
391 | { | |
392 | return kvm_apic_mode(kvm_get_apic_base(vcpu)); | |
393 | } | |
394 | EXPORT_SYMBOL_GPL(kvm_get_apic_mode); | |
395 | ||
58cb628d JK |
396 | int kvm_set_apic_base(struct kvm_vcpu *vcpu, struct msr_data *msr_info) |
397 | { | |
58871649 JM |
398 | enum lapic_mode old_mode = kvm_get_apic_mode(vcpu); |
399 | enum lapic_mode new_mode = kvm_apic_mode(msr_info->data); | |
d6321d49 RK |
400 | u64 reserved_bits = ((~0ULL) << cpuid_maxphyaddr(vcpu)) | 0x2ff | |
401 | (guest_cpuid_has(vcpu, X86_FEATURE_X2APIC) ? 0 : X2APIC_ENABLE); | |
58cb628d | 402 | |
58871649 | 403 | if ((msr_info->data & reserved_bits) != 0 || new_mode == LAPIC_MODE_INVALID) |
58cb628d | 404 | return 1; |
58871649 JM |
405 | if (!msr_info->host_initiated) { |
406 | if (old_mode == LAPIC_MODE_X2APIC && new_mode == LAPIC_MODE_XAPIC) | |
407 | return 1; | |
408 | if (old_mode == LAPIC_MODE_DISABLED && new_mode == LAPIC_MODE_X2APIC) | |
409 | return 1; | |
410 | } | |
58cb628d JK |
411 | |
412 | kvm_lapic_set_base(vcpu, msr_info->data); | |
4abaffce | 413 | kvm_recalculate_apic_map(vcpu->kvm); |
58cb628d | 414 | return 0; |
6866b83e CO |
415 | } |
416 | EXPORT_SYMBOL_GPL(kvm_set_apic_base); | |
417 | ||
3ebccdf3 | 418 | asmlinkage __visible noinstr void kvm_spurious_fault(void) |
e3ba45b8 GL |
419 | { |
420 | /* Fault while not rebooting. We want the trace. */ | |
b4fdcf60 | 421 | BUG_ON(!kvm_rebooting); |
e3ba45b8 GL |
422 | } |
423 | EXPORT_SYMBOL_GPL(kvm_spurious_fault); | |
424 | ||
3fd28fce ED |
425 | #define EXCPT_BENIGN 0 |
426 | #define EXCPT_CONTRIBUTORY 1 | |
427 | #define EXCPT_PF 2 | |
428 | ||
429 | static int exception_class(int vector) | |
430 | { | |
431 | switch (vector) { | |
432 | case PF_VECTOR: | |
433 | return EXCPT_PF; | |
434 | case DE_VECTOR: | |
435 | case TS_VECTOR: | |
436 | case NP_VECTOR: | |
437 | case SS_VECTOR: | |
438 | case GP_VECTOR: | |
439 | return EXCPT_CONTRIBUTORY; | |
440 | default: | |
441 | break; | |
442 | } | |
443 | return EXCPT_BENIGN; | |
444 | } | |
445 | ||
d6e8c854 NA |
446 | #define EXCPT_FAULT 0 |
447 | #define EXCPT_TRAP 1 | |
448 | #define EXCPT_ABORT 2 | |
449 | #define EXCPT_INTERRUPT 3 | |
450 | ||
451 | static int exception_type(int vector) | |
452 | { | |
453 | unsigned int mask; | |
454 | ||
455 | if (WARN_ON(vector > 31 || vector == NMI_VECTOR)) | |
456 | return EXCPT_INTERRUPT; | |
457 | ||
458 | mask = 1 << vector; | |
459 | ||
460 | /* #DB is trap, as instruction watchpoints are handled elsewhere */ | |
461 | if (mask & ((1 << DB_VECTOR) | (1 << BP_VECTOR) | (1 << OF_VECTOR))) | |
462 | return EXCPT_TRAP; | |
463 | ||
464 | if (mask & ((1 << DF_VECTOR) | (1 << MC_VECTOR))) | |
465 | return EXCPT_ABORT; | |
466 | ||
467 | /* Reserved exceptions will result in fault */ | |
468 | return EXCPT_FAULT; | |
469 | } | |
470 | ||
da998b46 JM |
471 | void kvm_deliver_exception_payload(struct kvm_vcpu *vcpu) |
472 | { | |
473 | unsigned nr = vcpu->arch.exception.nr; | |
474 | bool has_payload = vcpu->arch.exception.has_payload; | |
475 | unsigned long payload = vcpu->arch.exception.payload; | |
476 | ||
477 | if (!has_payload) | |
478 | return; | |
479 | ||
480 | switch (nr) { | |
f10c729f JM |
481 | case DB_VECTOR: |
482 | /* | |
483 | * "Certain debug exceptions may clear bit 0-3. The | |
484 | * remaining contents of the DR6 register are never | |
485 | * cleared by the processor". | |
486 | */ | |
487 | vcpu->arch.dr6 &= ~DR_TRAP_BITS; | |
488 | /* | |
9a3ecd5e CQ |
489 | * In order to reflect the #DB exception payload in guest |
490 | * dr6, three components need to be considered: active low | |
491 | * bit, FIXED_1 bits and active high bits (e.g. DR6_BD, | |
492 | * DR6_BS and DR6_BT) | |
493 | * DR6_ACTIVE_LOW contains the FIXED_1 and active low bits. | |
494 | * In the target guest dr6: | |
495 | * FIXED_1 bits should always be set. | |
496 | * Active low bits should be cleared if 1-setting in payload. | |
497 | * Active high bits should be set if 1-setting in payload. | |
498 | * | |
499 | * Note, the payload is compatible with the pending debug | |
500 | * exceptions/exit qualification under VMX, that active_low bits | |
501 | * are active high in payload. | |
502 | * So they need to be flipped for DR6. | |
f10c729f | 503 | */ |
9a3ecd5e | 504 | vcpu->arch.dr6 |= DR6_ACTIVE_LOW; |
f10c729f | 505 | vcpu->arch.dr6 |= payload; |
9a3ecd5e | 506 | vcpu->arch.dr6 ^= payload & DR6_ACTIVE_LOW; |
307f1cfa OU |
507 | |
508 | /* | |
509 | * The #DB payload is defined as compatible with the 'pending | |
510 | * debug exceptions' field under VMX, not DR6. While bit 12 is | |
511 | * defined in the 'pending debug exceptions' field (enabled | |
512 | * breakpoint), it is reserved and must be zero in DR6. | |
513 | */ | |
514 | vcpu->arch.dr6 &= ~BIT(12); | |
f10c729f | 515 | break; |
da998b46 JM |
516 | case PF_VECTOR: |
517 | vcpu->arch.cr2 = payload; | |
518 | break; | |
519 | } | |
520 | ||
521 | vcpu->arch.exception.has_payload = false; | |
522 | vcpu->arch.exception.payload = 0; | |
523 | } | |
524 | EXPORT_SYMBOL_GPL(kvm_deliver_exception_payload); | |
525 | ||
3fd28fce | 526 | static void kvm_multiple_exception(struct kvm_vcpu *vcpu, |
ce7ddec4 | 527 | unsigned nr, bool has_error, u32 error_code, |
91e86d22 | 528 | bool has_payload, unsigned long payload, bool reinject) |
3fd28fce ED |
529 | { |
530 | u32 prev_nr; | |
531 | int class1, class2; | |
532 | ||
3842d135 AK |
533 | kvm_make_request(KVM_REQ_EVENT, vcpu); |
534 | ||
664f8e26 | 535 | if (!vcpu->arch.exception.pending && !vcpu->arch.exception.injected) { |
3fd28fce | 536 | queue: |
3ffb2468 NA |
537 | if (has_error && !is_protmode(vcpu)) |
538 | has_error = false; | |
664f8e26 WL |
539 | if (reinject) { |
540 | /* | |
541 | * On vmentry, vcpu->arch.exception.pending is only | |
542 | * true if an event injection was blocked by | |
543 | * nested_run_pending. In that case, however, | |
544 | * vcpu_enter_guest requests an immediate exit, | |
545 | * and the guest shouldn't proceed far enough to | |
546 | * need reinjection. | |
547 | */ | |
548 | WARN_ON_ONCE(vcpu->arch.exception.pending); | |
549 | vcpu->arch.exception.injected = true; | |
91e86d22 JM |
550 | if (WARN_ON_ONCE(has_payload)) { |
551 | /* | |
552 | * A reinjected event has already | |
553 | * delivered its payload. | |
554 | */ | |
555 | has_payload = false; | |
556 | payload = 0; | |
557 | } | |
664f8e26 WL |
558 | } else { |
559 | vcpu->arch.exception.pending = true; | |
560 | vcpu->arch.exception.injected = false; | |
561 | } | |
3fd28fce ED |
562 | vcpu->arch.exception.has_error_code = has_error; |
563 | vcpu->arch.exception.nr = nr; | |
564 | vcpu->arch.exception.error_code = error_code; | |
91e86d22 JM |
565 | vcpu->arch.exception.has_payload = has_payload; |
566 | vcpu->arch.exception.payload = payload; | |
a06230b6 | 567 | if (!is_guest_mode(vcpu)) |
da998b46 | 568 | kvm_deliver_exception_payload(vcpu); |
3fd28fce ED |
569 | return; |
570 | } | |
571 | ||
572 | /* to check exception */ | |
573 | prev_nr = vcpu->arch.exception.nr; | |
574 | if (prev_nr == DF_VECTOR) { | |
575 | /* triple fault -> shutdown */ | |
a8eeb04a | 576 | kvm_make_request(KVM_REQ_TRIPLE_FAULT, vcpu); |
3fd28fce ED |
577 | return; |
578 | } | |
579 | class1 = exception_class(prev_nr); | |
580 | class2 = exception_class(nr); | |
581 | if ((class1 == EXCPT_CONTRIBUTORY && class2 == EXCPT_CONTRIBUTORY) | |
582 | || (class1 == EXCPT_PF && class2 != EXCPT_BENIGN)) { | |
664f8e26 WL |
583 | /* |
584 | * Generate double fault per SDM Table 5-5. Set | |
585 | * exception.pending = true so that the double fault | |
586 | * can trigger a nested vmexit. | |
587 | */ | |
3fd28fce | 588 | vcpu->arch.exception.pending = true; |
664f8e26 | 589 | vcpu->arch.exception.injected = false; |
3fd28fce ED |
590 | vcpu->arch.exception.has_error_code = true; |
591 | vcpu->arch.exception.nr = DF_VECTOR; | |
592 | vcpu->arch.exception.error_code = 0; | |
c851436a JM |
593 | vcpu->arch.exception.has_payload = false; |
594 | vcpu->arch.exception.payload = 0; | |
3fd28fce ED |
595 | } else |
596 | /* replace previous exception with a new one in a hope | |
597 | that instruction re-execution will regenerate lost | |
598 | exception */ | |
599 | goto queue; | |
600 | } | |
601 | ||
298101da AK |
602 | void kvm_queue_exception(struct kvm_vcpu *vcpu, unsigned nr) |
603 | { | |
91e86d22 | 604 | kvm_multiple_exception(vcpu, nr, false, 0, false, 0, false); |
298101da AK |
605 | } |
606 | EXPORT_SYMBOL_GPL(kvm_queue_exception); | |
607 | ||
ce7ddec4 JR |
608 | void kvm_requeue_exception(struct kvm_vcpu *vcpu, unsigned nr) |
609 | { | |
91e86d22 | 610 | kvm_multiple_exception(vcpu, nr, false, 0, false, 0, true); |
ce7ddec4 JR |
611 | } |
612 | EXPORT_SYMBOL_GPL(kvm_requeue_exception); | |
613 | ||
4d5523cf PB |
614 | void kvm_queue_exception_p(struct kvm_vcpu *vcpu, unsigned nr, |
615 | unsigned long payload) | |
f10c729f JM |
616 | { |
617 | kvm_multiple_exception(vcpu, nr, false, 0, true, payload, false); | |
618 | } | |
4d5523cf | 619 | EXPORT_SYMBOL_GPL(kvm_queue_exception_p); |
f10c729f | 620 | |
da998b46 JM |
621 | static void kvm_queue_exception_e_p(struct kvm_vcpu *vcpu, unsigned nr, |
622 | u32 error_code, unsigned long payload) | |
623 | { | |
624 | kvm_multiple_exception(vcpu, nr, true, error_code, | |
625 | true, payload, false); | |
626 | } | |
627 | ||
6affcbed | 628 | int kvm_complete_insn_gp(struct kvm_vcpu *vcpu, int err) |
c3c91fee | 629 | { |
db8fcefa AP |
630 | if (err) |
631 | kvm_inject_gp(vcpu, 0); | |
632 | else | |
6affcbed KH |
633 | return kvm_skip_emulated_instruction(vcpu); |
634 | ||
635 | return 1; | |
db8fcefa AP |
636 | } |
637 | EXPORT_SYMBOL_GPL(kvm_complete_insn_gp); | |
8df25a32 | 638 | |
6389ee94 | 639 | void kvm_inject_page_fault(struct kvm_vcpu *vcpu, struct x86_exception *fault) |
c3c91fee AK |
640 | { |
641 | ++vcpu->stat.pf_guest; | |
adfe20fb WL |
642 | vcpu->arch.exception.nested_apf = |
643 | is_guest_mode(vcpu) && fault->async_page_fault; | |
da998b46 | 644 | if (vcpu->arch.exception.nested_apf) { |
adfe20fb | 645 | vcpu->arch.apf.nested_apf_token = fault->address; |
da998b46 JM |
646 | kvm_queue_exception_e(vcpu, PF_VECTOR, fault->error_code); |
647 | } else { | |
648 | kvm_queue_exception_e_p(vcpu, PF_VECTOR, fault->error_code, | |
649 | fault->address); | |
650 | } | |
c3c91fee | 651 | } |
27d6c865 | 652 | EXPORT_SYMBOL_GPL(kvm_inject_page_fault); |
c3c91fee | 653 | |
53b3d8e9 SC |
654 | bool kvm_inject_emulated_page_fault(struct kvm_vcpu *vcpu, |
655 | struct x86_exception *fault) | |
d4f8cf66 | 656 | { |
0cd665bd | 657 | struct kvm_mmu *fault_mmu; |
53b3d8e9 SC |
658 | WARN_ON_ONCE(fault->vector != PF_VECTOR); |
659 | ||
0cd665bd PB |
660 | fault_mmu = fault->nested_page_fault ? vcpu->arch.mmu : |
661 | vcpu->arch.walk_mmu; | |
ef54bcfe | 662 | |
ee1fa209 JS |
663 | /* |
664 | * Invalidate the TLB entry for the faulting address, if it exists, | |
665 | * else the access will fault indefinitely (and to emulate hardware). | |
666 | */ | |
667 | if ((fault->error_code & PFERR_PRESENT_MASK) && | |
668 | !(fault->error_code & PFERR_RSVD_MASK)) | |
669 | kvm_mmu_invalidate_gva(vcpu, fault_mmu, fault->address, | |
670 | fault_mmu->root_hpa); | |
671 | ||
672 | fault_mmu->inject_page_fault(vcpu, fault); | |
ef54bcfe | 673 | return fault->nested_page_fault; |
d4f8cf66 | 674 | } |
53b3d8e9 | 675 | EXPORT_SYMBOL_GPL(kvm_inject_emulated_page_fault); |
d4f8cf66 | 676 | |
3419ffc8 SY |
677 | void kvm_inject_nmi(struct kvm_vcpu *vcpu) |
678 | { | |
7460fb4a AK |
679 | atomic_inc(&vcpu->arch.nmi_queued); |
680 | kvm_make_request(KVM_REQ_NMI, vcpu); | |
3419ffc8 SY |
681 | } |
682 | EXPORT_SYMBOL_GPL(kvm_inject_nmi); | |
683 | ||
298101da AK |
684 | void kvm_queue_exception_e(struct kvm_vcpu *vcpu, unsigned nr, u32 error_code) |
685 | { | |
91e86d22 | 686 | kvm_multiple_exception(vcpu, nr, true, error_code, false, 0, false); |
298101da AK |
687 | } |
688 | EXPORT_SYMBOL_GPL(kvm_queue_exception_e); | |
689 | ||
ce7ddec4 JR |
690 | void kvm_requeue_exception_e(struct kvm_vcpu *vcpu, unsigned nr, u32 error_code) |
691 | { | |
91e86d22 | 692 | kvm_multiple_exception(vcpu, nr, true, error_code, false, 0, true); |
ce7ddec4 JR |
693 | } |
694 | EXPORT_SYMBOL_GPL(kvm_requeue_exception_e); | |
695 | ||
0a79b009 AK |
696 | /* |
697 | * Checks if cpl <= required_cpl; if true, return true. Otherwise queue | |
698 | * a #GP and return false. | |
699 | */ | |
700 | bool kvm_require_cpl(struct kvm_vcpu *vcpu, int required_cpl) | |
298101da | 701 | { |
afaf0b2f | 702 | if (kvm_x86_ops.get_cpl(vcpu) <= required_cpl) |
0a79b009 AK |
703 | return true; |
704 | kvm_queue_exception_e(vcpu, GP_VECTOR, 0); | |
705 | return false; | |
298101da | 706 | } |
0a79b009 | 707 | EXPORT_SYMBOL_GPL(kvm_require_cpl); |
298101da | 708 | |
16f8a6f9 NA |
709 | bool kvm_require_dr(struct kvm_vcpu *vcpu, int dr) |
710 | { | |
711 | if ((dr != 4 && dr != 5) || !kvm_read_cr4_bits(vcpu, X86_CR4_DE)) | |
712 | return true; | |
713 | ||
714 | kvm_queue_exception(vcpu, UD_VECTOR); | |
715 | return false; | |
716 | } | |
717 | EXPORT_SYMBOL_GPL(kvm_require_dr); | |
718 | ||
ec92fe44 JR |
719 | /* |
720 | * This function will be used to read from the physical memory of the currently | |
54bf36aa | 721 | * running guest. The difference to kvm_vcpu_read_guest_page is that this function |
ec92fe44 JR |
722 | * can read from guest physical or from the guest's guest physical memory. |
723 | */ | |
724 | int kvm_read_guest_page_mmu(struct kvm_vcpu *vcpu, struct kvm_mmu *mmu, | |
725 | gfn_t ngfn, void *data, int offset, int len, | |
726 | u32 access) | |
727 | { | |
54987b7a | 728 | struct x86_exception exception; |
ec92fe44 JR |
729 | gfn_t real_gfn; |
730 | gpa_t ngpa; | |
731 | ||
732 | ngpa = gfn_to_gpa(ngfn); | |
54987b7a | 733 | real_gfn = mmu->translate_gpa(vcpu, ngpa, access, &exception); |
ec92fe44 JR |
734 | if (real_gfn == UNMAPPED_GVA) |
735 | return -EFAULT; | |
736 | ||
737 | real_gfn = gpa_to_gfn(real_gfn); | |
738 | ||
54bf36aa | 739 | return kvm_vcpu_read_guest_page(vcpu, real_gfn, data, offset, len); |
ec92fe44 JR |
740 | } |
741 | EXPORT_SYMBOL_GPL(kvm_read_guest_page_mmu); | |
742 | ||
69b0049a | 743 | static int kvm_read_nested_guest_page(struct kvm_vcpu *vcpu, gfn_t gfn, |
3d06b8bf JR |
744 | void *data, int offset, int len, u32 access) |
745 | { | |
746 | return kvm_read_guest_page_mmu(vcpu, vcpu->arch.walk_mmu, gfn, | |
747 | data, offset, len, access); | |
748 | } | |
749 | ||
16cfacc8 SC |
750 | static inline u64 pdptr_rsvd_bits(struct kvm_vcpu *vcpu) |
751 | { | |
752 | return rsvd_bits(cpuid_maxphyaddr(vcpu), 63) | rsvd_bits(5, 8) | | |
753 | rsvd_bits(1, 2); | |
754 | } | |
755 | ||
a03490ed | 756 | /* |
16cfacc8 | 757 | * Load the pae pdptrs. Return 1 if they are all valid, 0 otherwise. |
a03490ed | 758 | */ |
ff03a073 | 759 | int load_pdptrs(struct kvm_vcpu *vcpu, struct kvm_mmu *mmu, unsigned long cr3) |
a03490ed CO |
760 | { |
761 | gfn_t pdpt_gfn = cr3 >> PAGE_SHIFT; | |
762 | unsigned offset = ((cr3 & (PAGE_SIZE-1)) >> 5) << 2; | |
763 | int i; | |
764 | int ret; | |
ff03a073 | 765 | u64 pdpte[ARRAY_SIZE(mmu->pdptrs)]; |
a03490ed | 766 | |
ff03a073 JR |
767 | ret = kvm_read_guest_page_mmu(vcpu, mmu, pdpt_gfn, pdpte, |
768 | offset * sizeof(u64), sizeof(pdpte), | |
769 | PFERR_USER_MASK|PFERR_WRITE_MASK); | |
a03490ed CO |
770 | if (ret < 0) { |
771 | ret = 0; | |
772 | goto out; | |
773 | } | |
774 | for (i = 0; i < ARRAY_SIZE(pdpte); ++i) { | |
812f30b2 | 775 | if ((pdpte[i] & PT_PRESENT_MASK) && |
16cfacc8 | 776 | (pdpte[i] & pdptr_rsvd_bits(vcpu))) { |
a03490ed CO |
777 | ret = 0; |
778 | goto out; | |
779 | } | |
780 | } | |
781 | ret = 1; | |
782 | ||
ff03a073 | 783 | memcpy(mmu->pdptrs, pdpte, sizeof(mmu->pdptrs)); |
cb3c1e2f SC |
784 | kvm_register_mark_dirty(vcpu, VCPU_EXREG_PDPTR); |
785 | ||
a03490ed | 786 | out: |
a03490ed CO |
787 | |
788 | return ret; | |
789 | } | |
cc4b6871 | 790 | EXPORT_SYMBOL_GPL(load_pdptrs); |
a03490ed | 791 | |
9ed38ffa | 792 | bool pdptrs_changed(struct kvm_vcpu *vcpu) |
d835dfec | 793 | { |
ff03a073 | 794 | u64 pdpte[ARRAY_SIZE(vcpu->arch.walk_mmu->pdptrs)]; |
3d06b8bf JR |
795 | int offset; |
796 | gfn_t gfn; | |
d835dfec AK |
797 | int r; |
798 | ||
bf03d4f9 | 799 | if (!is_pae_paging(vcpu)) |
d835dfec AK |
800 | return false; |
801 | ||
cb3c1e2f | 802 | if (!kvm_register_is_available(vcpu, VCPU_EXREG_PDPTR)) |
6de4f3ad AK |
803 | return true; |
804 | ||
a512177e PB |
805 | gfn = (kvm_read_cr3(vcpu) & 0xffffffe0ul) >> PAGE_SHIFT; |
806 | offset = (kvm_read_cr3(vcpu) & 0xffffffe0ul) & (PAGE_SIZE - 1); | |
3d06b8bf JR |
807 | r = kvm_read_nested_guest_page(vcpu, gfn, pdpte, offset, sizeof(pdpte), |
808 | PFERR_USER_MASK | PFERR_WRITE_MASK); | |
d835dfec | 809 | if (r < 0) |
7f7f0d9c | 810 | return true; |
d835dfec | 811 | |
7f7f0d9c | 812 | return memcmp(pdpte, vcpu->arch.walk_mmu->pdptrs, sizeof(pdpte)) != 0; |
d835dfec | 813 | } |
9ed38ffa | 814 | EXPORT_SYMBOL_GPL(pdptrs_changed); |
d835dfec | 815 | |
f27ad38a TL |
816 | void kvm_post_set_cr0(struct kvm_vcpu *vcpu, unsigned long old_cr0, unsigned long cr0) |
817 | { | |
818 | unsigned long update_bits = X86_CR0_PG | X86_CR0_WP; | |
819 | ||
820 | if ((cr0 ^ old_cr0) & X86_CR0_PG) { | |
821 | kvm_clear_async_pf_completion_queue(vcpu); | |
822 | kvm_async_pf_hash_reset(vcpu); | |
823 | } | |
824 | ||
825 | if ((cr0 ^ old_cr0) & update_bits) | |
826 | kvm_mmu_reset_context(vcpu); | |
827 | ||
828 | if (((cr0 ^ old_cr0) & X86_CR0_CD) && | |
829 | kvm_arch_has_noncoherent_dma(vcpu->kvm) && | |
830 | !kvm_check_has_quirk(vcpu->kvm, KVM_X86_QUIRK_CD_NW_CLEARED)) | |
831 | kvm_zap_gfn_range(vcpu->kvm, 0, ~0ULL); | |
832 | } | |
833 | EXPORT_SYMBOL_GPL(kvm_post_set_cr0); | |
834 | ||
49a9b07e | 835 | int kvm_set_cr0(struct kvm_vcpu *vcpu, unsigned long cr0) |
a03490ed | 836 | { |
aad82703 | 837 | unsigned long old_cr0 = kvm_read_cr0(vcpu); |
d42e3fae | 838 | unsigned long pdptr_bits = X86_CR0_CD | X86_CR0_NW | X86_CR0_PG; |
aad82703 | 839 | |
f9a48e6a AK |
840 | cr0 |= X86_CR0_ET; |
841 | ||
ab344828 | 842 | #ifdef CONFIG_X86_64 |
0f12244f GN |
843 | if (cr0 & 0xffffffff00000000UL) |
844 | return 1; | |
ab344828 GN |
845 | #endif |
846 | ||
847 | cr0 &= ~CR0_RESERVED_BITS; | |
a03490ed | 848 | |
0f12244f GN |
849 | if ((cr0 & X86_CR0_NW) && !(cr0 & X86_CR0_CD)) |
850 | return 1; | |
a03490ed | 851 | |
0f12244f GN |
852 | if ((cr0 & X86_CR0_PG) && !(cr0 & X86_CR0_PE)) |
853 | return 1; | |
a03490ed | 854 | |
a03490ed | 855 | #ifdef CONFIG_X86_64 |
05487215 SC |
856 | if ((vcpu->arch.efer & EFER_LME) && !is_paging(vcpu) && |
857 | (cr0 & X86_CR0_PG)) { | |
858 | int cs_db, cs_l; | |
859 | ||
860 | if (!is_pae(vcpu)) | |
861 | return 1; | |
862 | kvm_x86_ops.get_cs_db_l_bits(vcpu, &cs_db, &cs_l); | |
863 | if (cs_l) | |
0f12244f | 864 | return 1; |
a03490ed | 865 | } |
05487215 SC |
866 | #endif |
867 | if (!(vcpu->arch.efer & EFER_LME) && (cr0 & X86_CR0_PG) && | |
868 | is_pae(vcpu) && ((cr0 ^ old_cr0) & pdptr_bits) && | |
869 | !load_pdptrs(vcpu, vcpu->arch.walk_mmu, kvm_read_cr3(vcpu))) | |
870 | return 1; | |
a03490ed | 871 | |
ad756a16 MJ |
872 | if (!(cr0 & X86_CR0_PG) && kvm_read_cr4_bits(vcpu, X86_CR4_PCIDE)) |
873 | return 1; | |
874 | ||
afaf0b2f | 875 | kvm_x86_ops.set_cr0(vcpu, cr0); |
a03490ed | 876 | |
f27ad38a | 877 | kvm_post_set_cr0(vcpu, old_cr0, cr0); |
b18d5431 | 878 | |
0f12244f GN |
879 | return 0; |
880 | } | |
2d3ad1f4 | 881 | EXPORT_SYMBOL_GPL(kvm_set_cr0); |
a03490ed | 882 | |
2d3ad1f4 | 883 | void kvm_lmsw(struct kvm_vcpu *vcpu, unsigned long msw) |
a03490ed | 884 | { |
49a9b07e | 885 | (void)kvm_set_cr0(vcpu, kvm_read_cr0_bits(vcpu, ~0x0eul) | (msw & 0x0f)); |
a03490ed | 886 | } |
2d3ad1f4 | 887 | EXPORT_SYMBOL_GPL(kvm_lmsw); |
a03490ed | 888 | |
139a12cf | 889 | void kvm_load_guest_xsave_state(struct kvm_vcpu *vcpu) |
42bdf991 | 890 | { |
16809ecd TL |
891 | if (vcpu->arch.guest_state_protected) |
892 | return; | |
893 | ||
139a12cf AL |
894 | if (kvm_read_cr4_bits(vcpu, X86_CR4_OSXSAVE)) { |
895 | ||
896 | if (vcpu->arch.xcr0 != host_xcr0) | |
897 | xsetbv(XCR_XFEATURE_ENABLED_MASK, vcpu->arch.xcr0); | |
898 | ||
899 | if (vcpu->arch.xsaves_enabled && | |
900 | vcpu->arch.ia32_xss != host_xss) | |
901 | wrmsrl(MSR_IA32_XSS, vcpu->arch.ia32_xss); | |
902 | } | |
37486135 BM |
903 | |
904 | if (static_cpu_has(X86_FEATURE_PKU) && | |
905 | (kvm_read_cr4_bits(vcpu, X86_CR4_PKE) || | |
906 | (vcpu->arch.xcr0 & XFEATURE_MASK_PKRU)) && | |
907 | vcpu->arch.pkru != vcpu->arch.host_pkru) | |
908 | __write_pkru(vcpu->arch.pkru); | |
42bdf991 | 909 | } |
139a12cf | 910 | EXPORT_SYMBOL_GPL(kvm_load_guest_xsave_state); |
42bdf991 | 911 | |
139a12cf | 912 | void kvm_load_host_xsave_state(struct kvm_vcpu *vcpu) |
42bdf991 | 913 | { |
16809ecd TL |
914 | if (vcpu->arch.guest_state_protected) |
915 | return; | |
916 | ||
37486135 BM |
917 | if (static_cpu_has(X86_FEATURE_PKU) && |
918 | (kvm_read_cr4_bits(vcpu, X86_CR4_PKE) || | |
919 | (vcpu->arch.xcr0 & XFEATURE_MASK_PKRU))) { | |
920 | vcpu->arch.pkru = rdpkru(); | |
921 | if (vcpu->arch.pkru != vcpu->arch.host_pkru) | |
922 | __write_pkru(vcpu->arch.host_pkru); | |
923 | } | |
924 | ||
139a12cf AL |
925 | if (kvm_read_cr4_bits(vcpu, X86_CR4_OSXSAVE)) { |
926 | ||
927 | if (vcpu->arch.xcr0 != host_xcr0) | |
928 | xsetbv(XCR_XFEATURE_ENABLED_MASK, host_xcr0); | |
929 | ||
930 | if (vcpu->arch.xsaves_enabled && | |
931 | vcpu->arch.ia32_xss != host_xss) | |
932 | wrmsrl(MSR_IA32_XSS, host_xss); | |
933 | } | |
934 | ||
42bdf991 | 935 | } |
139a12cf | 936 | EXPORT_SYMBOL_GPL(kvm_load_host_xsave_state); |
42bdf991 | 937 | |
69b0049a | 938 | static int __kvm_set_xcr(struct kvm_vcpu *vcpu, u32 index, u64 xcr) |
2acf923e | 939 | { |
56c103ec LJ |
940 | u64 xcr0 = xcr; |
941 | u64 old_xcr0 = vcpu->arch.xcr0; | |
46c34cb0 | 942 | u64 valid_bits; |
2acf923e DC |
943 | |
944 | /* Only support XCR_XFEATURE_ENABLED_MASK(xcr0) now */ | |
945 | if (index != XCR_XFEATURE_ENABLED_MASK) | |
946 | return 1; | |
d91cab78 | 947 | if (!(xcr0 & XFEATURE_MASK_FP)) |
2acf923e | 948 | return 1; |
d91cab78 | 949 | if ((xcr0 & XFEATURE_MASK_YMM) && !(xcr0 & XFEATURE_MASK_SSE)) |
2acf923e | 950 | return 1; |
46c34cb0 PB |
951 | |
952 | /* | |
953 | * Do not allow the guest to set bits that we do not support | |
954 | * saving. However, xcr0 bit 0 is always set, even if the | |
955 | * emulated CPU does not support XSAVE (see fx_init). | |
956 | */ | |
d91cab78 | 957 | valid_bits = vcpu->arch.guest_supported_xcr0 | XFEATURE_MASK_FP; |
46c34cb0 | 958 | if (xcr0 & ~valid_bits) |
2acf923e | 959 | return 1; |
46c34cb0 | 960 | |
d91cab78 DH |
961 | if ((!(xcr0 & XFEATURE_MASK_BNDREGS)) != |
962 | (!(xcr0 & XFEATURE_MASK_BNDCSR))) | |
390bd528 LJ |
963 | return 1; |
964 | ||
d91cab78 DH |
965 | if (xcr0 & XFEATURE_MASK_AVX512) { |
966 | if (!(xcr0 & XFEATURE_MASK_YMM)) | |
612263b3 | 967 | return 1; |
d91cab78 | 968 | if ((xcr0 & XFEATURE_MASK_AVX512) != XFEATURE_MASK_AVX512) |
612263b3 CP |
969 | return 1; |
970 | } | |
2acf923e | 971 | vcpu->arch.xcr0 = xcr0; |
56c103ec | 972 | |
d91cab78 | 973 | if ((xcr0 ^ old_xcr0) & XFEATURE_MASK_EXTEND) |
aedbaf4f | 974 | kvm_update_cpuid_runtime(vcpu); |
2acf923e DC |
975 | return 0; |
976 | } | |
977 | ||
978 | int kvm_set_xcr(struct kvm_vcpu *vcpu, u32 index, u64 xcr) | |
979 | { | |
afaf0b2f | 980 | if (kvm_x86_ops.get_cpl(vcpu) != 0 || |
764bcbc5 | 981 | __kvm_set_xcr(vcpu, index, xcr)) { |
2acf923e DC |
982 | kvm_inject_gp(vcpu, 0); |
983 | return 1; | |
984 | } | |
985 | return 0; | |
986 | } | |
987 | EXPORT_SYMBOL_GPL(kvm_set_xcr); | |
988 | ||
ee69c92b | 989 | bool kvm_is_valid_cr4(struct kvm_vcpu *vcpu, unsigned long cr4) |
a03490ed | 990 | { |
b11306b5 | 991 | if (cr4 & cr4_reserved_bits) |
ee69c92b | 992 | return false; |
b9baba86 | 993 | |
b899c132 | 994 | if (cr4 & vcpu->arch.cr4_guest_rsvd_bits) |
ee69c92b | 995 | return false; |
3ca94192 | 996 | |
ee69c92b | 997 | return kvm_x86_ops.is_valid_cr4(vcpu, cr4); |
3ca94192 | 998 | } |
ee69c92b | 999 | EXPORT_SYMBOL_GPL(kvm_is_valid_cr4); |
3ca94192 | 1000 | |
5b51cb13 TL |
1001 | void kvm_post_set_cr4(struct kvm_vcpu *vcpu, unsigned long old_cr4, unsigned long cr4) |
1002 | { | |
1003 | unsigned long mmu_role_bits = X86_CR4_PGE | X86_CR4_PSE | X86_CR4_PAE | | |
1004 | X86_CR4_SMEP | X86_CR4_SMAP | X86_CR4_PKE; | |
1005 | ||
1006 | if (((cr4 ^ old_cr4) & mmu_role_bits) || | |
1007 | (!(cr4 & X86_CR4_PCIDE) && (old_cr4 & X86_CR4_PCIDE))) | |
1008 | kvm_mmu_reset_context(vcpu); | |
3ca94192 | 1009 | } |
5b51cb13 | 1010 | EXPORT_SYMBOL_GPL(kvm_post_set_cr4); |
3ca94192 WL |
1011 | |
1012 | int kvm_set_cr4(struct kvm_vcpu *vcpu, unsigned long cr4) | |
1013 | { | |
1014 | unsigned long old_cr4 = kvm_read_cr4(vcpu); | |
1015 | unsigned long pdptr_bits = X86_CR4_PGE | X86_CR4_PSE | X86_CR4_PAE | | |
cb957adb | 1016 | X86_CR4_SMEP; |
3ca94192 | 1017 | |
ee69c92b | 1018 | if (!kvm_is_valid_cr4(vcpu, cr4)) |
ae3e61e1 PB |
1019 | return 1; |
1020 | ||
a03490ed | 1021 | if (is_long_mode(vcpu)) { |
0f12244f GN |
1022 | if (!(cr4 & X86_CR4_PAE)) |
1023 | return 1; | |
d74fcfc1 SC |
1024 | if ((cr4 ^ old_cr4) & X86_CR4_LA57) |
1025 | return 1; | |
a2edf57f AK |
1026 | } else if (is_paging(vcpu) && (cr4 & X86_CR4_PAE) |
1027 | && ((cr4 ^ old_cr4) & pdptr_bits) | |
9f8fe504 AK |
1028 | && !load_pdptrs(vcpu, vcpu->arch.walk_mmu, |
1029 | kvm_read_cr3(vcpu))) | |
0f12244f GN |
1030 | return 1; |
1031 | ||
ad756a16 | 1032 | if ((cr4 & X86_CR4_PCIDE) && !(old_cr4 & X86_CR4_PCIDE)) { |
d6321d49 | 1033 | if (!guest_cpuid_has(vcpu, X86_FEATURE_PCID)) |
ad756a16 MJ |
1034 | return 1; |
1035 | ||
1036 | /* PCID can not be enabled when cr3[11:0]!=000H or EFER.LMA=0 */ | |
1037 | if ((kvm_read_cr3(vcpu) & X86_CR3_PCID_MASK) || !is_long_mode(vcpu)) | |
1038 | return 1; | |
1039 | } | |
1040 | ||
c2fe3cd4 | 1041 | kvm_x86_ops.set_cr4(vcpu, cr4); |
a03490ed | 1042 | |
5b51cb13 | 1043 | kvm_post_set_cr4(vcpu, old_cr4, cr4); |
2acf923e | 1044 | |
0f12244f GN |
1045 | return 0; |
1046 | } | |
2d3ad1f4 | 1047 | EXPORT_SYMBOL_GPL(kvm_set_cr4); |
a03490ed | 1048 | |
2390218b | 1049 | int kvm_set_cr3(struct kvm_vcpu *vcpu, unsigned long cr3) |
a03490ed | 1050 | { |
ade61e28 | 1051 | bool skip_tlb_flush = false; |
ac146235 | 1052 | #ifdef CONFIG_X86_64 |
c19986fe JS |
1053 | bool pcid_enabled = kvm_read_cr4_bits(vcpu, X86_CR4_PCIDE); |
1054 | ||
ade61e28 | 1055 | if (pcid_enabled) { |
208320ba JS |
1056 | skip_tlb_flush = cr3 & X86_CR3_PCID_NOFLUSH; |
1057 | cr3 &= ~X86_CR3_PCID_NOFLUSH; | |
ade61e28 | 1058 | } |
ac146235 | 1059 | #endif |
9d88fca7 | 1060 | |
9f8fe504 | 1061 | if (cr3 == kvm_read_cr3(vcpu) && !pdptrs_changed(vcpu)) { |
956bf353 JS |
1062 | if (!skip_tlb_flush) { |
1063 | kvm_mmu_sync_roots(vcpu); | |
eeeb4f67 | 1064 | kvm_make_request(KVM_REQ_TLB_FLUSH_CURRENT, vcpu); |
956bf353 | 1065 | } |
0f12244f | 1066 | return 0; |
d835dfec AK |
1067 | } |
1068 | ||
d1cd3ce9 | 1069 | if (is_long_mode(vcpu) && |
0107973a | 1070 | (cr3 & vcpu->arch.cr3_lm_rsvd_bits)) |
d1cd3ce9 | 1071 | return 1; |
bf03d4f9 PB |
1072 | else if (is_pae_paging(vcpu) && |
1073 | !load_pdptrs(vcpu, vcpu->arch.walk_mmu, cr3)) | |
346874c9 | 1074 | return 1; |
a03490ed | 1075 | |
be01e8e2 | 1076 | kvm_mmu_new_pgd(vcpu, cr3, skip_tlb_flush, skip_tlb_flush); |
0f12244f | 1077 | vcpu->arch.cr3 = cr3; |
cb3c1e2f | 1078 | kvm_register_mark_available(vcpu, VCPU_EXREG_CR3); |
7c390d35 | 1079 | |
0f12244f GN |
1080 | return 0; |
1081 | } | |
2d3ad1f4 | 1082 | EXPORT_SYMBOL_GPL(kvm_set_cr3); |
a03490ed | 1083 | |
eea1cff9 | 1084 | int kvm_set_cr8(struct kvm_vcpu *vcpu, unsigned long cr8) |
a03490ed | 1085 | { |
0f12244f GN |
1086 | if (cr8 & CR8_RESERVED_BITS) |
1087 | return 1; | |
35754c98 | 1088 | if (lapic_in_kernel(vcpu)) |
a03490ed CO |
1089 | kvm_lapic_set_tpr(vcpu, cr8); |
1090 | else | |
ad312c7c | 1091 | vcpu->arch.cr8 = cr8; |
0f12244f GN |
1092 | return 0; |
1093 | } | |
2d3ad1f4 | 1094 | EXPORT_SYMBOL_GPL(kvm_set_cr8); |
a03490ed | 1095 | |
2d3ad1f4 | 1096 | unsigned long kvm_get_cr8(struct kvm_vcpu *vcpu) |
a03490ed | 1097 | { |
35754c98 | 1098 | if (lapic_in_kernel(vcpu)) |
a03490ed CO |
1099 | return kvm_lapic_get_cr8(vcpu); |
1100 | else | |
ad312c7c | 1101 | return vcpu->arch.cr8; |
a03490ed | 1102 | } |
2d3ad1f4 | 1103 | EXPORT_SYMBOL_GPL(kvm_get_cr8); |
a03490ed | 1104 | |
ae561ede NA |
1105 | static void kvm_update_dr0123(struct kvm_vcpu *vcpu) |
1106 | { | |
1107 | int i; | |
1108 | ||
1109 | if (!(vcpu->guest_debug & KVM_GUESTDBG_USE_HW_BP)) { | |
1110 | for (i = 0; i < KVM_NR_DB_REGS; i++) | |
1111 | vcpu->arch.eff_db[i] = vcpu->arch.db[i]; | |
1112 | vcpu->arch.switch_db_regs |= KVM_DEBUGREG_RELOAD; | |
1113 | } | |
1114 | } | |
1115 | ||
7c86663b | 1116 | void kvm_update_dr7(struct kvm_vcpu *vcpu) |
c8639010 JK |
1117 | { |
1118 | unsigned long dr7; | |
1119 | ||
1120 | if (vcpu->guest_debug & KVM_GUESTDBG_USE_HW_BP) | |
1121 | dr7 = vcpu->arch.guest_debug_dr7; | |
1122 | else | |
1123 | dr7 = vcpu->arch.dr7; | |
afaf0b2f | 1124 | kvm_x86_ops.set_dr7(vcpu, dr7); |
360b948d PB |
1125 | vcpu->arch.switch_db_regs &= ~KVM_DEBUGREG_BP_ENABLED; |
1126 | if (dr7 & DR7_BP_EN_MASK) | |
1127 | vcpu->arch.switch_db_regs |= KVM_DEBUGREG_BP_ENABLED; | |
c8639010 | 1128 | } |
7c86663b | 1129 | EXPORT_SYMBOL_GPL(kvm_update_dr7); |
c8639010 | 1130 | |
6f43ed01 NA |
1131 | static u64 kvm_dr6_fixed(struct kvm_vcpu *vcpu) |
1132 | { | |
1133 | u64 fixed = DR6_FIXED_1; | |
1134 | ||
d6321d49 | 1135 | if (!guest_cpuid_has(vcpu, X86_FEATURE_RTM)) |
6f43ed01 NA |
1136 | fixed |= DR6_RTM; |
1137 | return fixed; | |
1138 | } | |
1139 | ||
338dbc97 | 1140 | static int __kvm_set_dr(struct kvm_vcpu *vcpu, int dr, unsigned long val) |
020df079 | 1141 | { |
ea740059 MP |
1142 | size_t size = ARRAY_SIZE(vcpu->arch.db); |
1143 | ||
020df079 GN |
1144 | switch (dr) { |
1145 | case 0 ... 3: | |
ea740059 | 1146 | vcpu->arch.db[array_index_nospec(dr, size)] = val; |
020df079 GN |
1147 | if (!(vcpu->guest_debug & KVM_GUESTDBG_USE_HW_BP)) |
1148 | vcpu->arch.eff_db[dr] = val; | |
1149 | break; | |
1150 | case 4: | |
020df079 | 1151 | case 6: |
f5f6145e | 1152 | if (!kvm_dr6_valid(val)) |
338dbc97 | 1153 | return -1; /* #GP */ |
6f43ed01 | 1154 | vcpu->arch.dr6 = (val & DR6_VOLATILE) | kvm_dr6_fixed(vcpu); |
020df079 GN |
1155 | break; |
1156 | case 5: | |
020df079 | 1157 | default: /* 7 */ |
b91991bf | 1158 | if (!kvm_dr7_valid(val)) |
338dbc97 | 1159 | return -1; /* #GP */ |
020df079 | 1160 | vcpu->arch.dr7 = (val & DR7_VOLATILE) | DR7_FIXED_1; |
c8639010 | 1161 | kvm_update_dr7(vcpu); |
020df079 GN |
1162 | break; |
1163 | } | |
1164 | ||
1165 | return 0; | |
1166 | } | |
338dbc97 GN |
1167 | |
1168 | int kvm_set_dr(struct kvm_vcpu *vcpu, int dr, unsigned long val) | |
1169 | { | |
16f8a6f9 | 1170 | if (__kvm_set_dr(vcpu, dr, val)) { |
338dbc97 | 1171 | kvm_inject_gp(vcpu, 0); |
16f8a6f9 NA |
1172 | return 1; |
1173 | } | |
1174 | return 0; | |
338dbc97 | 1175 | } |
020df079 GN |
1176 | EXPORT_SYMBOL_GPL(kvm_set_dr); |
1177 | ||
16f8a6f9 | 1178 | int kvm_get_dr(struct kvm_vcpu *vcpu, int dr, unsigned long *val) |
020df079 | 1179 | { |
ea740059 MP |
1180 | size_t size = ARRAY_SIZE(vcpu->arch.db); |
1181 | ||
020df079 GN |
1182 | switch (dr) { |
1183 | case 0 ... 3: | |
ea740059 | 1184 | *val = vcpu->arch.db[array_index_nospec(dr, size)]; |
020df079 GN |
1185 | break; |
1186 | case 4: | |
020df079 | 1187 | case 6: |
5679b803 | 1188 | *val = vcpu->arch.dr6; |
020df079 GN |
1189 | break; |
1190 | case 5: | |
020df079 GN |
1191 | default: /* 7 */ |
1192 | *val = vcpu->arch.dr7; | |
1193 | break; | |
1194 | } | |
338dbc97 GN |
1195 | return 0; |
1196 | } | |
020df079 GN |
1197 | EXPORT_SYMBOL_GPL(kvm_get_dr); |
1198 | ||
022cd0e8 AK |
1199 | bool kvm_rdpmc(struct kvm_vcpu *vcpu) |
1200 | { | |
de3cd117 | 1201 | u32 ecx = kvm_rcx_read(vcpu); |
022cd0e8 AK |
1202 | u64 data; |
1203 | int err; | |
1204 | ||
c6702c9d | 1205 | err = kvm_pmu_rdpmc(vcpu, ecx, &data); |
022cd0e8 AK |
1206 | if (err) |
1207 | return err; | |
de3cd117 SC |
1208 | kvm_rax_write(vcpu, (u32)data); |
1209 | kvm_rdx_write(vcpu, data >> 32); | |
022cd0e8 AK |
1210 | return err; |
1211 | } | |
1212 | EXPORT_SYMBOL_GPL(kvm_rdpmc); | |
1213 | ||
043405e1 CO |
1214 | /* |
1215 | * List of msr numbers which we expose to userspace through KVM_GET_MSRS | |
1216 | * and KVM_SET_MSRS, and KVM_GET_MSR_INDEX_LIST. | |
1217 | * | |
7a5ee6ed CQ |
1218 | * The three MSR lists(msrs_to_save, emulated_msrs, msr_based_features) |
1219 | * extract the supported MSRs from the related const lists. | |
1220 | * msrs_to_save is selected from the msrs_to_save_all to reflect the | |
e3267cbb | 1221 | * capabilities of the host cpu. This capabilities test skips MSRs that are |
7a5ee6ed | 1222 | * kvm-specific. Those are put in emulated_msrs_all; filtering of emulated_msrs |
62ef68bb | 1223 | * may depend on host virtualization features rather than host cpu features. |
043405e1 | 1224 | */ |
e3267cbb | 1225 | |
7a5ee6ed | 1226 | static const u32 msrs_to_save_all[] = { |
043405e1 | 1227 | MSR_IA32_SYSENTER_CS, MSR_IA32_SYSENTER_ESP, MSR_IA32_SYSENTER_EIP, |
8c06585d | 1228 | MSR_STAR, |
043405e1 CO |
1229 | #ifdef CONFIG_X86_64 |
1230 | MSR_CSTAR, MSR_KERNEL_GS_BASE, MSR_SYSCALL_MASK, MSR_LSTAR, | |
1231 | #endif | |
b3897a49 | 1232 | MSR_IA32_TSC, MSR_IA32_CR_PAT, MSR_VM_HSAVE_PA, |
32ad73db | 1233 | MSR_IA32_FEAT_CTL, MSR_IA32_BNDCFGS, MSR_TSC_AUX, |
2bdb76c0 | 1234 | MSR_IA32_SPEC_CTRL, |
bf8c55d8 CP |
1235 | MSR_IA32_RTIT_CTL, MSR_IA32_RTIT_STATUS, MSR_IA32_RTIT_CR3_MATCH, |
1236 | MSR_IA32_RTIT_OUTPUT_BASE, MSR_IA32_RTIT_OUTPUT_MASK, | |
1237 | MSR_IA32_RTIT_ADDR0_A, MSR_IA32_RTIT_ADDR0_B, | |
1238 | MSR_IA32_RTIT_ADDR1_A, MSR_IA32_RTIT_ADDR1_B, | |
1239 | MSR_IA32_RTIT_ADDR2_A, MSR_IA32_RTIT_ADDR2_B, | |
1240 | MSR_IA32_RTIT_ADDR3_A, MSR_IA32_RTIT_ADDR3_B, | |
6e3ba4ab TX |
1241 | MSR_IA32_UMWAIT_CONTROL, |
1242 | ||
e2ada66e JM |
1243 | MSR_ARCH_PERFMON_FIXED_CTR0, MSR_ARCH_PERFMON_FIXED_CTR1, |
1244 | MSR_ARCH_PERFMON_FIXED_CTR0 + 2, MSR_ARCH_PERFMON_FIXED_CTR0 + 3, | |
1245 | MSR_CORE_PERF_FIXED_CTR_CTRL, MSR_CORE_PERF_GLOBAL_STATUS, | |
1246 | MSR_CORE_PERF_GLOBAL_CTRL, MSR_CORE_PERF_GLOBAL_OVF_CTRL, | |
1247 | MSR_ARCH_PERFMON_PERFCTR0, MSR_ARCH_PERFMON_PERFCTR1, | |
1248 | MSR_ARCH_PERFMON_PERFCTR0 + 2, MSR_ARCH_PERFMON_PERFCTR0 + 3, | |
1249 | MSR_ARCH_PERFMON_PERFCTR0 + 4, MSR_ARCH_PERFMON_PERFCTR0 + 5, | |
1250 | MSR_ARCH_PERFMON_PERFCTR0 + 6, MSR_ARCH_PERFMON_PERFCTR0 + 7, | |
1251 | MSR_ARCH_PERFMON_PERFCTR0 + 8, MSR_ARCH_PERFMON_PERFCTR0 + 9, | |
1252 | MSR_ARCH_PERFMON_PERFCTR0 + 10, MSR_ARCH_PERFMON_PERFCTR0 + 11, | |
1253 | MSR_ARCH_PERFMON_PERFCTR0 + 12, MSR_ARCH_PERFMON_PERFCTR0 + 13, | |
1254 | MSR_ARCH_PERFMON_PERFCTR0 + 14, MSR_ARCH_PERFMON_PERFCTR0 + 15, | |
1255 | MSR_ARCH_PERFMON_PERFCTR0 + 16, MSR_ARCH_PERFMON_PERFCTR0 + 17, | |
e2ada66e JM |
1256 | MSR_ARCH_PERFMON_EVENTSEL0, MSR_ARCH_PERFMON_EVENTSEL1, |
1257 | MSR_ARCH_PERFMON_EVENTSEL0 + 2, MSR_ARCH_PERFMON_EVENTSEL0 + 3, | |
1258 | MSR_ARCH_PERFMON_EVENTSEL0 + 4, MSR_ARCH_PERFMON_EVENTSEL0 + 5, | |
1259 | MSR_ARCH_PERFMON_EVENTSEL0 + 6, MSR_ARCH_PERFMON_EVENTSEL0 + 7, | |
1260 | MSR_ARCH_PERFMON_EVENTSEL0 + 8, MSR_ARCH_PERFMON_EVENTSEL0 + 9, | |
1261 | MSR_ARCH_PERFMON_EVENTSEL0 + 10, MSR_ARCH_PERFMON_EVENTSEL0 + 11, | |
1262 | MSR_ARCH_PERFMON_EVENTSEL0 + 12, MSR_ARCH_PERFMON_EVENTSEL0 + 13, | |
1263 | MSR_ARCH_PERFMON_EVENTSEL0 + 14, MSR_ARCH_PERFMON_EVENTSEL0 + 15, | |
1264 | MSR_ARCH_PERFMON_EVENTSEL0 + 16, MSR_ARCH_PERFMON_EVENTSEL0 + 17, | |
043405e1 CO |
1265 | }; |
1266 | ||
7a5ee6ed | 1267 | static u32 msrs_to_save[ARRAY_SIZE(msrs_to_save_all)]; |
043405e1 CO |
1268 | static unsigned num_msrs_to_save; |
1269 | ||
7a5ee6ed | 1270 | static const u32 emulated_msrs_all[] = { |
62ef68bb PB |
1271 | MSR_KVM_SYSTEM_TIME, MSR_KVM_WALL_CLOCK, |
1272 | MSR_KVM_SYSTEM_TIME_NEW, MSR_KVM_WALL_CLOCK_NEW, | |
1273 | HV_X64_MSR_GUEST_OS_ID, HV_X64_MSR_HYPERCALL, | |
1274 | HV_X64_MSR_TIME_REF_COUNT, HV_X64_MSR_REFERENCE_TSC, | |
72c139ba | 1275 | HV_X64_MSR_TSC_FREQUENCY, HV_X64_MSR_APIC_FREQUENCY, |
e7d9513b AS |
1276 | HV_X64_MSR_CRASH_P0, HV_X64_MSR_CRASH_P1, HV_X64_MSR_CRASH_P2, |
1277 | HV_X64_MSR_CRASH_P3, HV_X64_MSR_CRASH_P4, HV_X64_MSR_CRASH_CTL, | |
e516cebb | 1278 | HV_X64_MSR_RESET, |
11c4b1ca | 1279 | HV_X64_MSR_VP_INDEX, |
9eec50b8 | 1280 | HV_X64_MSR_VP_RUNTIME, |
5c919412 | 1281 | HV_X64_MSR_SCONTROL, |
1f4b34f8 | 1282 | HV_X64_MSR_STIMER0_CONFIG, |
d4abc577 | 1283 | HV_X64_MSR_VP_ASSIST_PAGE, |
a2e164e7 VK |
1284 | HV_X64_MSR_REENLIGHTENMENT_CONTROL, HV_X64_MSR_TSC_EMULATION_CONTROL, |
1285 | HV_X64_MSR_TSC_EMULATION_STATUS, | |
f97f5a56 JD |
1286 | HV_X64_MSR_SYNDBG_OPTIONS, |
1287 | HV_X64_MSR_SYNDBG_CONTROL, HV_X64_MSR_SYNDBG_STATUS, | |
1288 | HV_X64_MSR_SYNDBG_SEND_BUFFER, HV_X64_MSR_SYNDBG_RECV_BUFFER, | |
1289 | HV_X64_MSR_SYNDBG_PENDING_BUFFER, | |
a2e164e7 VK |
1290 | |
1291 | MSR_KVM_ASYNC_PF_EN, MSR_KVM_STEAL_TIME, | |
557a961a | 1292 | MSR_KVM_PV_EOI_EN, MSR_KVM_ASYNC_PF_INT, MSR_KVM_ASYNC_PF_ACK, |
62ef68bb | 1293 | |
ba904635 | 1294 | MSR_IA32_TSC_ADJUST, |
a3e06bbe | 1295 | MSR_IA32_TSCDEADLINE, |
2bdb76c0 | 1296 | MSR_IA32_ARCH_CAPABILITIES, |
27461da3 | 1297 | MSR_IA32_PERF_CAPABILITIES, |
043405e1 | 1298 | MSR_IA32_MISC_ENABLE, |
908e75f3 AK |
1299 | MSR_IA32_MCG_STATUS, |
1300 | MSR_IA32_MCG_CTL, | |
c45dcc71 | 1301 | MSR_IA32_MCG_EXT_CTL, |
64d60670 | 1302 | MSR_IA32_SMBASE, |
52797bf9 | 1303 | MSR_SMI_COUNT, |
db2336a8 KH |
1304 | MSR_PLATFORM_INFO, |
1305 | MSR_MISC_FEATURES_ENABLES, | |
bc226f07 | 1306 | MSR_AMD64_VIRT_SPEC_CTRL, |
6c6a2ab9 | 1307 | MSR_IA32_POWER_CTL, |
99634e3e | 1308 | MSR_IA32_UCODE_REV, |
191c8137 | 1309 | |
95c5c7c7 PB |
1310 | /* |
1311 | * The following list leaves out MSRs whose values are determined | |
1312 | * by arch/x86/kvm/vmx/nested.c based on CPUID or other MSRs. | |
1313 | * We always support the "true" VMX control MSRs, even if the host | |
1314 | * processor does not, so I am putting these registers here rather | |
7a5ee6ed | 1315 | * than in msrs_to_save_all. |
95c5c7c7 PB |
1316 | */ |
1317 | MSR_IA32_VMX_BASIC, | |
1318 | MSR_IA32_VMX_TRUE_PINBASED_CTLS, | |
1319 | MSR_IA32_VMX_TRUE_PROCBASED_CTLS, | |
1320 | MSR_IA32_VMX_TRUE_EXIT_CTLS, | |
1321 | MSR_IA32_VMX_TRUE_ENTRY_CTLS, | |
1322 | MSR_IA32_VMX_MISC, | |
1323 | MSR_IA32_VMX_CR0_FIXED0, | |
1324 | MSR_IA32_VMX_CR4_FIXED0, | |
1325 | MSR_IA32_VMX_VMCS_ENUM, | |
1326 | MSR_IA32_VMX_PROCBASED_CTLS2, | |
1327 | MSR_IA32_VMX_EPT_VPID_CAP, | |
1328 | MSR_IA32_VMX_VMFUNC, | |
1329 | ||
191c8137 | 1330 | MSR_K7_HWCR, |
2d5ba19b | 1331 | MSR_KVM_POLL_CONTROL, |
043405e1 CO |
1332 | }; |
1333 | ||
7a5ee6ed | 1334 | static u32 emulated_msrs[ARRAY_SIZE(emulated_msrs_all)]; |
62ef68bb PB |
1335 | static unsigned num_emulated_msrs; |
1336 | ||
801e459a TL |
1337 | /* |
1338 | * List of msr numbers which are used to expose MSR-based features that | |
1339 | * can be used by a hypervisor to validate requested CPU features. | |
1340 | */ | |
7a5ee6ed | 1341 | static const u32 msr_based_features_all[] = { |
1389309c PB |
1342 | MSR_IA32_VMX_BASIC, |
1343 | MSR_IA32_VMX_TRUE_PINBASED_CTLS, | |
1344 | MSR_IA32_VMX_PINBASED_CTLS, | |
1345 | MSR_IA32_VMX_TRUE_PROCBASED_CTLS, | |
1346 | MSR_IA32_VMX_PROCBASED_CTLS, | |
1347 | MSR_IA32_VMX_TRUE_EXIT_CTLS, | |
1348 | MSR_IA32_VMX_EXIT_CTLS, | |
1349 | MSR_IA32_VMX_TRUE_ENTRY_CTLS, | |
1350 | MSR_IA32_VMX_ENTRY_CTLS, | |
1351 | MSR_IA32_VMX_MISC, | |
1352 | MSR_IA32_VMX_CR0_FIXED0, | |
1353 | MSR_IA32_VMX_CR0_FIXED1, | |
1354 | MSR_IA32_VMX_CR4_FIXED0, | |
1355 | MSR_IA32_VMX_CR4_FIXED1, | |
1356 | MSR_IA32_VMX_VMCS_ENUM, | |
1357 | MSR_IA32_VMX_PROCBASED_CTLS2, | |
1358 | MSR_IA32_VMX_EPT_VPID_CAP, | |
1359 | MSR_IA32_VMX_VMFUNC, | |
1360 | ||
d1d93fa9 | 1361 | MSR_F10H_DECFG, |
518e7b94 | 1362 | MSR_IA32_UCODE_REV, |
cd283252 | 1363 | MSR_IA32_ARCH_CAPABILITIES, |
27461da3 | 1364 | MSR_IA32_PERF_CAPABILITIES, |
801e459a TL |
1365 | }; |
1366 | ||
7a5ee6ed | 1367 | static u32 msr_based_features[ARRAY_SIZE(msr_based_features_all)]; |
801e459a TL |
1368 | static unsigned int num_msr_based_features; |
1369 | ||
4d22c17c | 1370 | static u64 kvm_get_arch_capabilities(void) |
5b76a3cf | 1371 | { |
4d22c17c | 1372 | u64 data = 0; |
5b76a3cf | 1373 | |
4d22c17c XL |
1374 | if (boot_cpu_has(X86_FEATURE_ARCH_CAPABILITIES)) |
1375 | rdmsrl(MSR_IA32_ARCH_CAPABILITIES, data); | |
5b76a3cf | 1376 | |
b8e8c830 PB |
1377 | /* |
1378 | * If nx_huge_pages is enabled, KVM's shadow paging will ensure that | |
1379 | * the nested hypervisor runs with NX huge pages. If it is not, | |
1380 | * L1 is anyway vulnerable to ITLB_MULTIHIT explots from other | |
1381 | * L1 guests, so it need not worry about its own (L2) guests. | |
1382 | */ | |
1383 | data |= ARCH_CAP_PSCHANGE_MC_NO; | |
1384 | ||
5b76a3cf PB |
1385 | /* |
1386 | * If we're doing cache flushes (either "always" or "cond") | |
1387 | * we will do one whenever the guest does a vmlaunch/vmresume. | |
1388 | * If an outer hypervisor is doing the cache flush for us | |
1389 | * (VMENTER_L1D_FLUSH_NESTED_VM), we can safely pass that | |
1390 | * capability to the guest too, and if EPT is disabled we're not | |
1391 | * vulnerable. Overall, only VMENTER_L1D_FLUSH_NEVER will | |
1392 | * require a nested hypervisor to do a flush of its own. | |
1393 | */ | |
1394 | if (l1tf_vmx_mitigation != VMENTER_L1D_FLUSH_NEVER) | |
1395 | data |= ARCH_CAP_SKIP_VMENTRY_L1DFLUSH; | |
1396 | ||
0c54914d PB |
1397 | if (!boot_cpu_has_bug(X86_BUG_CPU_MELTDOWN)) |
1398 | data |= ARCH_CAP_RDCL_NO; | |
1399 | if (!boot_cpu_has_bug(X86_BUG_SPEC_STORE_BYPASS)) | |
1400 | data |= ARCH_CAP_SSB_NO; | |
1401 | if (!boot_cpu_has_bug(X86_BUG_MDS)) | |
1402 | data |= ARCH_CAP_MDS_NO; | |
1403 | ||
7131636e PB |
1404 | if (!boot_cpu_has(X86_FEATURE_RTM)) { |
1405 | /* | |
1406 | * If RTM=0 because the kernel has disabled TSX, the host might | |
1407 | * have TAA_NO or TSX_CTRL. Clear TAA_NO (the guest sees RTM=0 | |
1408 | * and therefore knows that there cannot be TAA) but keep | |
1409 | * TSX_CTRL: some buggy userspaces leave it set on tsx=on hosts, | |
1410 | * and we want to allow migrating those guests to tsx=off hosts. | |
1411 | */ | |
1412 | data &= ~ARCH_CAP_TAA_NO; | |
1413 | } else if (!boot_cpu_has_bug(X86_BUG_TAA)) { | |
cbbaa272 | 1414 | data |= ARCH_CAP_TAA_NO; |
7131636e PB |
1415 | } else { |
1416 | /* | |
1417 | * Nothing to do here; we emulate TSX_CTRL if present on the | |
1418 | * host so the guest can choose between disabling TSX or | |
1419 | * using VERW to clear CPU buffers. | |
1420 | */ | |
1421 | } | |
e1d38b63 | 1422 | |
5b76a3cf PB |
1423 | return data; |
1424 | } | |
5b76a3cf | 1425 | |
66421c1e WL |
1426 | static int kvm_get_msr_feature(struct kvm_msr_entry *msr) |
1427 | { | |
1428 | switch (msr->index) { | |
cd283252 | 1429 | case MSR_IA32_ARCH_CAPABILITIES: |
5b76a3cf PB |
1430 | msr->data = kvm_get_arch_capabilities(); |
1431 | break; | |
1432 | case MSR_IA32_UCODE_REV: | |
cd283252 | 1433 | rdmsrl_safe(msr->index, &msr->data); |
518e7b94 | 1434 | break; |
66421c1e | 1435 | default: |
12bc2132 | 1436 | return kvm_x86_ops.get_msr_feature(msr); |
66421c1e WL |
1437 | } |
1438 | return 0; | |
1439 | } | |
1440 | ||
801e459a TL |
1441 | static int do_get_msr_feature(struct kvm_vcpu *vcpu, unsigned index, u64 *data) |
1442 | { | |
1443 | struct kvm_msr_entry msr; | |
66421c1e | 1444 | int r; |
801e459a TL |
1445 | |
1446 | msr.index = index; | |
66421c1e | 1447 | r = kvm_get_msr_feature(&msr); |
12bc2132 PX |
1448 | |
1449 | if (r == KVM_MSR_RET_INVALID) { | |
1450 | /* Unconditionally clear the output for simplicity */ | |
1451 | *data = 0; | |
cc4cb017 ML |
1452 | if (kvm_msr_ignored_check(vcpu, index, 0, false)) |
1453 | r = 0; | |
12bc2132 PX |
1454 | } |
1455 | ||
66421c1e WL |
1456 | if (r) |
1457 | return r; | |
801e459a TL |
1458 | |
1459 | *data = msr.data; | |
1460 | ||
1461 | return 0; | |
1462 | } | |
1463 | ||
11988499 | 1464 | static bool __kvm_valid_efer(struct kvm_vcpu *vcpu, u64 efer) |
15c4a640 | 1465 | { |
1b4d56b8 | 1466 | if (efer & EFER_FFXSR && !guest_cpuid_has(vcpu, X86_FEATURE_FXSR_OPT)) |
11988499 | 1467 | return false; |
1b2fd70c | 1468 | |
1b4d56b8 | 1469 | if (efer & EFER_SVME && !guest_cpuid_has(vcpu, X86_FEATURE_SVM)) |
11988499 | 1470 | return false; |
d8017474 | 1471 | |
0a629563 SC |
1472 | if (efer & (EFER_LME | EFER_LMA) && |
1473 | !guest_cpuid_has(vcpu, X86_FEATURE_LM)) | |
1474 | return false; | |
1475 | ||
1476 | if (efer & EFER_NX && !guest_cpuid_has(vcpu, X86_FEATURE_NX)) | |
1477 | return false; | |
d8017474 | 1478 | |
384bb783 | 1479 | return true; |
11988499 SC |
1480 | |
1481 | } | |
1482 | bool kvm_valid_efer(struct kvm_vcpu *vcpu, u64 efer) | |
1483 | { | |
1484 | if (efer & efer_reserved_bits) | |
1485 | return false; | |
1486 | ||
1487 | return __kvm_valid_efer(vcpu, efer); | |
384bb783 JK |
1488 | } |
1489 | EXPORT_SYMBOL_GPL(kvm_valid_efer); | |
1490 | ||
11988499 | 1491 | static int set_efer(struct kvm_vcpu *vcpu, struct msr_data *msr_info) |
384bb783 JK |
1492 | { |
1493 | u64 old_efer = vcpu->arch.efer; | |
11988499 | 1494 | u64 efer = msr_info->data; |
72f211ec | 1495 | int r; |
384bb783 | 1496 | |
11988499 | 1497 | if (efer & efer_reserved_bits) |
66f61c92 | 1498 | return 1; |
384bb783 | 1499 | |
11988499 SC |
1500 | if (!msr_info->host_initiated) { |
1501 | if (!__kvm_valid_efer(vcpu, efer)) | |
1502 | return 1; | |
1503 | ||
1504 | if (is_paging(vcpu) && | |
1505 | (vcpu->arch.efer & EFER_LME) != (efer & EFER_LME)) | |
1506 | return 1; | |
1507 | } | |
384bb783 | 1508 | |
15c4a640 | 1509 | efer &= ~EFER_LMA; |
f6801dff | 1510 | efer |= vcpu->arch.efer & EFER_LMA; |
15c4a640 | 1511 | |
72f211ec ML |
1512 | r = kvm_x86_ops.set_efer(vcpu, efer); |
1513 | if (r) { | |
1514 | WARN_ON(r > 0); | |
1515 | return r; | |
1516 | } | |
a3d204e2 | 1517 | |
aad82703 SY |
1518 | /* Update reserved bits */ |
1519 | if ((efer ^ old_efer) & EFER_NX) | |
1520 | kvm_mmu_reset_context(vcpu); | |
1521 | ||
b69e8cae | 1522 | return 0; |
15c4a640 CO |
1523 | } |
1524 | ||
f2b4b7dd JR |
1525 | void kvm_enable_efer_bits(u64 mask) |
1526 | { | |
1527 | efer_reserved_bits &= ~mask; | |
1528 | } | |
1529 | EXPORT_SYMBOL_GPL(kvm_enable_efer_bits); | |
1530 | ||
51de8151 AG |
1531 | bool kvm_msr_allowed(struct kvm_vcpu *vcpu, u32 index, u32 type) |
1532 | { | |
1a155254 AG |
1533 | struct kvm *kvm = vcpu->kvm; |
1534 | struct msr_bitmap_range *ranges = kvm->arch.msr_filter.ranges; | |
1535 | u32 count = kvm->arch.msr_filter.count; | |
1536 | u32 i; | |
1537 | bool r = kvm->arch.msr_filter.default_allow; | |
1538 | int idx; | |
1539 | ||
9389b9d5 SC |
1540 | /* MSR filtering not set up or x2APIC enabled, allow everything */ |
1541 | if (!count || (index >= 0x800 && index <= 0x8ff)) | |
1a155254 AG |
1542 | return true; |
1543 | ||
1544 | /* Prevent collision with set_msr_filter */ | |
1545 | idx = srcu_read_lock(&kvm->srcu); | |
1546 | ||
1547 | for (i = 0; i < count; i++) { | |
1548 | u32 start = ranges[i].base; | |
1549 | u32 end = start + ranges[i].nmsrs; | |
1550 | u32 flags = ranges[i].flags; | |
1551 | unsigned long *bitmap = ranges[i].bitmap; | |
1552 | ||
1553 | if ((index >= start) && (index < end) && (flags & type)) { | |
1554 | r = !!test_bit(index - start, bitmap); | |
1555 | break; | |
1556 | } | |
1557 | } | |
1558 | ||
1559 | srcu_read_unlock(&kvm->srcu, idx); | |
1560 | ||
1561 | return r; | |
51de8151 AG |
1562 | } |
1563 | EXPORT_SYMBOL_GPL(kvm_msr_allowed); | |
1564 | ||
15c4a640 | 1565 | /* |
f20935d8 SC |
1566 | * Write @data into the MSR specified by @index. Select MSR specific fault |
1567 | * checks are bypassed if @host_initiated is %true. | |
15c4a640 CO |
1568 | * Returns 0 on success, non-0 otherwise. |
1569 | * Assumes vcpu_load() was already called. | |
1570 | */ | |
f20935d8 SC |
1571 | static int __kvm_set_msr(struct kvm_vcpu *vcpu, u32 index, u64 data, |
1572 | bool host_initiated) | |
15c4a640 | 1573 | { |
f20935d8 SC |
1574 | struct msr_data msr; |
1575 | ||
1a155254 | 1576 | if (!host_initiated && !kvm_msr_allowed(vcpu, index, KVM_MSR_FILTER_WRITE)) |
cc4cb017 | 1577 | return KVM_MSR_RET_FILTERED; |
1a155254 | 1578 | |
f20935d8 | 1579 | switch (index) { |
854e8bb1 NA |
1580 | case MSR_FS_BASE: |
1581 | case MSR_GS_BASE: | |
1582 | case MSR_KERNEL_GS_BASE: | |
1583 | case MSR_CSTAR: | |
1584 | case MSR_LSTAR: | |
f20935d8 | 1585 | if (is_noncanonical_address(data, vcpu)) |
854e8bb1 NA |
1586 | return 1; |
1587 | break; | |
1588 | case MSR_IA32_SYSENTER_EIP: | |
1589 | case MSR_IA32_SYSENTER_ESP: | |
1590 | /* | |
1591 | * IA32_SYSENTER_ESP and IA32_SYSENTER_EIP cause #GP if | |
1592 | * non-canonical address is written on Intel but not on | |
1593 | * AMD (which ignores the top 32-bits, because it does | |
1594 | * not implement 64-bit SYSENTER). | |
1595 | * | |
1596 | * 64-bit code should hence be able to write a non-canonical | |
1597 | * value on AMD. Making the address canonical ensures that | |
1598 | * vmentry does not fail on Intel after writing a non-canonical | |
1599 | * value, and that something deterministic happens if the guest | |
1600 | * invokes 64-bit SYSENTER. | |
1601 | */ | |
f20935d8 | 1602 | data = get_canonical(data, vcpu_virt_addr_bits(vcpu)); |
854e8bb1 | 1603 | } |
f20935d8 SC |
1604 | |
1605 | msr.data = data; | |
1606 | msr.index = index; | |
1607 | msr.host_initiated = host_initiated; | |
1608 | ||
afaf0b2f | 1609 | return kvm_x86_ops.set_msr(vcpu, &msr); |
15c4a640 CO |
1610 | } |
1611 | ||
6abe9c13 PX |
1612 | static int kvm_set_msr_ignored_check(struct kvm_vcpu *vcpu, |
1613 | u32 index, u64 data, bool host_initiated) | |
1614 | { | |
1615 | int ret = __kvm_set_msr(vcpu, index, data, host_initiated); | |
1616 | ||
1617 | if (ret == KVM_MSR_RET_INVALID) | |
cc4cb017 ML |
1618 | if (kvm_msr_ignored_check(vcpu, index, data, true)) |
1619 | ret = 0; | |
6abe9c13 PX |
1620 | |
1621 | return ret; | |
1622 | } | |
1623 | ||
313a3dc7 | 1624 | /* |
f20935d8 SC |
1625 | * Read the MSR specified by @index into @data. Select MSR specific fault |
1626 | * checks are bypassed if @host_initiated is %true. | |
1627 | * Returns 0 on success, non-0 otherwise. | |
1628 | * Assumes vcpu_load() was already called. | |
313a3dc7 | 1629 | */ |
edef5c36 PB |
1630 | int __kvm_get_msr(struct kvm_vcpu *vcpu, u32 index, u64 *data, |
1631 | bool host_initiated) | |
609e36d3 PB |
1632 | { |
1633 | struct msr_data msr; | |
f20935d8 | 1634 | int ret; |
609e36d3 | 1635 | |
1a155254 | 1636 | if (!host_initiated && !kvm_msr_allowed(vcpu, index, KVM_MSR_FILTER_READ)) |
cc4cb017 | 1637 | return KVM_MSR_RET_FILTERED; |
1a155254 | 1638 | |
609e36d3 | 1639 | msr.index = index; |
f20935d8 | 1640 | msr.host_initiated = host_initiated; |
609e36d3 | 1641 | |
afaf0b2f | 1642 | ret = kvm_x86_ops.get_msr(vcpu, &msr); |
f20935d8 SC |
1643 | if (!ret) |
1644 | *data = msr.data; | |
1645 | return ret; | |
609e36d3 PB |
1646 | } |
1647 | ||
6abe9c13 PX |
1648 | static int kvm_get_msr_ignored_check(struct kvm_vcpu *vcpu, |
1649 | u32 index, u64 *data, bool host_initiated) | |
1650 | { | |
1651 | int ret = __kvm_get_msr(vcpu, index, data, host_initiated); | |
1652 | ||
1653 | if (ret == KVM_MSR_RET_INVALID) { | |
1654 | /* Unconditionally clear *data for simplicity */ | |
1655 | *data = 0; | |
cc4cb017 ML |
1656 | if (kvm_msr_ignored_check(vcpu, index, 0, false)) |
1657 | ret = 0; | |
6abe9c13 PX |
1658 | } |
1659 | ||
1660 | return ret; | |
1661 | } | |
1662 | ||
f20935d8 | 1663 | int kvm_get_msr(struct kvm_vcpu *vcpu, u32 index, u64 *data) |
313a3dc7 | 1664 | { |
6abe9c13 | 1665 | return kvm_get_msr_ignored_check(vcpu, index, data, false); |
f20935d8 SC |
1666 | } |
1667 | EXPORT_SYMBOL_GPL(kvm_get_msr); | |
8fe8ab46 | 1668 | |
f20935d8 SC |
1669 | int kvm_set_msr(struct kvm_vcpu *vcpu, u32 index, u64 data) |
1670 | { | |
6abe9c13 | 1671 | return kvm_set_msr_ignored_check(vcpu, index, data, false); |
f20935d8 SC |
1672 | } |
1673 | EXPORT_SYMBOL_GPL(kvm_set_msr); | |
1674 | ||
8b474427 | 1675 | static int complete_emulated_rdmsr(struct kvm_vcpu *vcpu) |
1ae09954 | 1676 | { |
8b474427 PB |
1677 | int err = vcpu->run->msr.error; |
1678 | if (!err) { | |
1ae09954 AG |
1679 | kvm_rax_write(vcpu, (u32)vcpu->run->msr.data); |
1680 | kvm_rdx_write(vcpu, vcpu->run->msr.data >> 32); | |
1681 | } | |
1682 | ||
f9a4d621 | 1683 | return kvm_x86_ops.complete_emulated_msr(vcpu, err); |
1ae09954 AG |
1684 | } |
1685 | ||
1686 | static int complete_emulated_wrmsr(struct kvm_vcpu *vcpu) | |
1687 | { | |
f9a4d621 | 1688 | return kvm_x86_ops.complete_emulated_msr(vcpu, vcpu->run->msr.error); |
1ae09954 AG |
1689 | } |
1690 | ||
1691 | static u64 kvm_msr_reason(int r) | |
1692 | { | |
1693 | switch (r) { | |
cc4cb017 | 1694 | case KVM_MSR_RET_INVALID: |
1ae09954 | 1695 | return KVM_MSR_EXIT_REASON_UNKNOWN; |
cc4cb017 | 1696 | case KVM_MSR_RET_FILTERED: |
1a155254 | 1697 | return KVM_MSR_EXIT_REASON_FILTER; |
1ae09954 AG |
1698 | default: |
1699 | return KVM_MSR_EXIT_REASON_INVAL; | |
1700 | } | |
1701 | } | |
1702 | ||
1703 | static int kvm_msr_user_space(struct kvm_vcpu *vcpu, u32 index, | |
1704 | u32 exit_reason, u64 data, | |
1705 | int (*completion)(struct kvm_vcpu *vcpu), | |
1706 | int r) | |
1707 | { | |
1708 | u64 msr_reason = kvm_msr_reason(r); | |
1709 | ||
1710 | /* Check if the user wanted to know about this MSR fault */ | |
1711 | if (!(vcpu->kvm->arch.user_space_msr_mask & msr_reason)) | |
1712 | return 0; | |
1713 | ||
1714 | vcpu->run->exit_reason = exit_reason; | |
1715 | vcpu->run->msr.error = 0; | |
1716 | memset(vcpu->run->msr.pad, 0, sizeof(vcpu->run->msr.pad)); | |
1717 | vcpu->run->msr.reason = msr_reason; | |
1718 | vcpu->run->msr.index = index; | |
1719 | vcpu->run->msr.data = data; | |
1720 | vcpu->arch.complete_userspace_io = completion; | |
1721 | ||
1722 | return 1; | |
1723 | } | |
1724 | ||
1725 | static int kvm_get_msr_user_space(struct kvm_vcpu *vcpu, u32 index, int r) | |
1726 | { | |
1727 | return kvm_msr_user_space(vcpu, index, KVM_EXIT_X86_RDMSR, 0, | |
1728 | complete_emulated_rdmsr, r); | |
1729 | } | |
1730 | ||
1731 | static int kvm_set_msr_user_space(struct kvm_vcpu *vcpu, u32 index, u64 data, int r) | |
1732 | { | |
1733 | return kvm_msr_user_space(vcpu, index, KVM_EXIT_X86_WRMSR, data, | |
1734 | complete_emulated_wrmsr, r); | |
1735 | } | |
1736 | ||
1edce0a9 SC |
1737 | int kvm_emulate_rdmsr(struct kvm_vcpu *vcpu) |
1738 | { | |
1739 | u32 ecx = kvm_rcx_read(vcpu); | |
1740 | u64 data; | |
1ae09954 AG |
1741 | int r; |
1742 | ||
1743 | r = kvm_get_msr(vcpu, ecx, &data); | |
1edce0a9 | 1744 | |
1ae09954 AG |
1745 | /* MSR read failed? See if we should ask user space */ |
1746 | if (r && kvm_get_msr_user_space(vcpu, ecx, r)) { | |
1747 | /* Bounce to user space */ | |
1748 | return 0; | |
1749 | } | |
1750 | ||
8b474427 PB |
1751 | if (!r) { |
1752 | trace_kvm_msr_read(ecx, data); | |
1753 | ||
1754 | kvm_rax_write(vcpu, data & -1u); | |
1755 | kvm_rdx_write(vcpu, (data >> 32) & -1u); | |
1756 | } else { | |
1edce0a9 | 1757 | trace_kvm_msr_read_ex(ecx); |
1edce0a9 SC |
1758 | } |
1759 | ||
f9a4d621 | 1760 | return kvm_x86_ops.complete_emulated_msr(vcpu, r); |
1edce0a9 SC |
1761 | } |
1762 | EXPORT_SYMBOL_GPL(kvm_emulate_rdmsr); | |
1763 | ||
1764 | int kvm_emulate_wrmsr(struct kvm_vcpu *vcpu) | |
1765 | { | |
1766 | u32 ecx = kvm_rcx_read(vcpu); | |
1767 | u64 data = kvm_read_edx_eax(vcpu); | |
1ae09954 | 1768 | int r; |
1edce0a9 | 1769 | |
1ae09954 AG |
1770 | r = kvm_set_msr(vcpu, ecx, data); |
1771 | ||
1772 | /* MSR write failed? See if we should ask user space */ | |
7dffecaf | 1773 | if (r && kvm_set_msr_user_space(vcpu, ecx, data, r)) |
1ae09954 AG |
1774 | /* Bounce to user space */ |
1775 | return 0; | |
7dffecaf ML |
1776 | |
1777 | /* Signal all other negative errors to userspace */ | |
1778 | if (r < 0) | |
1779 | return r; | |
1ae09954 | 1780 | |
8b474427 PB |
1781 | if (!r) |
1782 | trace_kvm_msr_write(ecx, data); | |
1783 | else | |
1edce0a9 | 1784 | trace_kvm_msr_write_ex(ecx, data); |
1edce0a9 | 1785 | |
f9a4d621 | 1786 | return kvm_x86_ops.complete_emulated_msr(vcpu, r); |
1edce0a9 SC |
1787 | } |
1788 | EXPORT_SYMBOL_GPL(kvm_emulate_wrmsr); | |
1789 | ||
5a9f5443 WL |
1790 | bool kvm_vcpu_exit_request(struct kvm_vcpu *vcpu) |
1791 | { | |
1792 | return vcpu->mode == EXITING_GUEST_MODE || kvm_request_pending(vcpu) || | |
72c3c0fe | 1793 | xfer_to_guest_mode_work_pending(); |
5a9f5443 WL |
1794 | } |
1795 | EXPORT_SYMBOL_GPL(kvm_vcpu_exit_request); | |
1796 | ||
1e9e2622 WL |
1797 | /* |
1798 | * The fast path for frequent and performance sensitive wrmsr emulation, | |
1799 | * i.e. the sending of IPI, sending IPI early in the VM-Exit flow reduces | |
1800 | * the latency of virtual IPI by avoiding the expensive bits of transitioning | |
1801 | * from guest to host, e.g. reacquiring KVM's SRCU lock. In contrast to the | |
1802 | * other cases which must be called after interrupts are enabled on the host. | |
1803 | */ | |
1804 | static int handle_fastpath_set_x2apic_icr_irqoff(struct kvm_vcpu *vcpu, u64 data) | |
1805 | { | |
e1be9ac8 WL |
1806 | if (!lapic_in_kernel(vcpu) || !apic_x2apic_mode(vcpu->arch.apic)) |
1807 | return 1; | |
1808 | ||
1809 | if (((data & APIC_SHORT_MASK) == APIC_DEST_NOSHORT) && | |
1e9e2622 | 1810 | ((data & APIC_DEST_MASK) == APIC_DEST_PHYSICAL) && |
4064a4c6 WL |
1811 | ((data & APIC_MODE_MASK) == APIC_DM_FIXED) && |
1812 | ((u32)(data >> 32) != X2APIC_BROADCAST)) { | |
1e9e2622 | 1813 | |
d5361678 WL |
1814 | data &= ~(1 << 12); |
1815 | kvm_apic_send_ipi(vcpu->arch.apic, (u32)data, (u32)(data >> 32)); | |
1e9e2622 | 1816 | kvm_lapic_set_reg(vcpu->arch.apic, APIC_ICR2, (u32)(data >> 32)); |
d5361678 WL |
1817 | kvm_lapic_set_reg(vcpu->arch.apic, APIC_ICR, (u32)data); |
1818 | trace_kvm_apic_write(APIC_ICR, (u32)data); | |
1819 | return 0; | |
1e9e2622 WL |
1820 | } |
1821 | ||
1822 | return 1; | |
1823 | } | |
1824 | ||
ae95f566 WL |
1825 | static int handle_fastpath_set_tscdeadline(struct kvm_vcpu *vcpu, u64 data) |
1826 | { | |
1827 | if (!kvm_can_use_hv_timer(vcpu)) | |
1828 | return 1; | |
1829 | ||
1830 | kvm_set_lapic_tscdeadline_msr(vcpu, data); | |
1831 | return 0; | |
1832 | } | |
1833 | ||
404d5d7b | 1834 | fastpath_t handle_fastpath_set_msr_irqoff(struct kvm_vcpu *vcpu) |
1e9e2622 WL |
1835 | { |
1836 | u32 msr = kvm_rcx_read(vcpu); | |
8a1038de | 1837 | u64 data; |
404d5d7b | 1838 | fastpath_t ret = EXIT_FASTPATH_NONE; |
1e9e2622 WL |
1839 | |
1840 | switch (msr) { | |
1841 | case APIC_BASE_MSR + (APIC_ICR >> 4): | |
8a1038de | 1842 | data = kvm_read_edx_eax(vcpu); |
404d5d7b WL |
1843 | if (!handle_fastpath_set_x2apic_icr_irqoff(vcpu, data)) { |
1844 | kvm_skip_emulated_instruction(vcpu); | |
1845 | ret = EXIT_FASTPATH_EXIT_HANDLED; | |
80bc97f2 | 1846 | } |
1e9e2622 | 1847 | break; |
ae95f566 WL |
1848 | case MSR_IA32_TSCDEADLINE: |
1849 | data = kvm_read_edx_eax(vcpu); | |
1850 | if (!handle_fastpath_set_tscdeadline(vcpu, data)) { | |
1851 | kvm_skip_emulated_instruction(vcpu); | |
1852 | ret = EXIT_FASTPATH_REENTER_GUEST; | |
1853 | } | |
1854 | break; | |
1e9e2622 | 1855 | default: |
404d5d7b | 1856 | break; |
1e9e2622 WL |
1857 | } |
1858 | ||
404d5d7b | 1859 | if (ret != EXIT_FASTPATH_NONE) |
1e9e2622 | 1860 | trace_kvm_msr_write(msr, data); |
1e9e2622 | 1861 | |
404d5d7b | 1862 | return ret; |
1e9e2622 WL |
1863 | } |
1864 | EXPORT_SYMBOL_GPL(handle_fastpath_set_msr_irqoff); | |
1865 | ||
f20935d8 SC |
1866 | /* |
1867 | * Adapt set_msr() to msr_io()'s calling convention | |
1868 | */ | |
1869 | static int do_get_msr(struct kvm_vcpu *vcpu, unsigned index, u64 *data) | |
1870 | { | |
6abe9c13 | 1871 | return kvm_get_msr_ignored_check(vcpu, index, data, true); |
f20935d8 SC |
1872 | } |
1873 | ||
1874 | static int do_set_msr(struct kvm_vcpu *vcpu, unsigned index, u64 *data) | |
1875 | { | |
6abe9c13 | 1876 | return kvm_set_msr_ignored_check(vcpu, index, *data, true); |
313a3dc7 CO |
1877 | } |
1878 | ||
16e8d74d | 1879 | #ifdef CONFIG_X86_64 |
53fafdbb MT |
1880 | struct pvclock_clock { |
1881 | int vclock_mode; | |
1882 | u64 cycle_last; | |
1883 | u64 mask; | |
1884 | u32 mult; | |
1885 | u32 shift; | |
917f9475 PB |
1886 | u64 base_cycles; |
1887 | u64 offset; | |
53fafdbb MT |
1888 | }; |
1889 | ||
16e8d74d MT |
1890 | struct pvclock_gtod_data { |
1891 | seqcount_t seq; | |
1892 | ||
53fafdbb MT |
1893 | struct pvclock_clock clock; /* extract of a clocksource struct */ |
1894 | struct pvclock_clock raw_clock; /* extract of a clocksource struct */ | |
16e8d74d | 1895 | |
917f9475 | 1896 | ktime_t offs_boot; |
55dd00a7 | 1897 | u64 wall_time_sec; |
16e8d74d MT |
1898 | }; |
1899 | ||
1900 | static struct pvclock_gtod_data pvclock_gtod_data; | |
1901 | ||
1902 | static void update_pvclock_gtod(struct timekeeper *tk) | |
1903 | { | |
1904 | struct pvclock_gtod_data *vdata = &pvclock_gtod_data; | |
1905 | ||
1906 | write_seqcount_begin(&vdata->seq); | |
1907 | ||
1908 | /* copy pvclock gtod data */ | |
b95a8a27 | 1909 | vdata->clock.vclock_mode = tk->tkr_mono.clock->vdso_clock_mode; |
876e7881 PZ |
1910 | vdata->clock.cycle_last = tk->tkr_mono.cycle_last; |
1911 | vdata->clock.mask = tk->tkr_mono.mask; | |
1912 | vdata->clock.mult = tk->tkr_mono.mult; | |
1913 | vdata->clock.shift = tk->tkr_mono.shift; | |
917f9475 PB |
1914 | vdata->clock.base_cycles = tk->tkr_mono.xtime_nsec; |
1915 | vdata->clock.offset = tk->tkr_mono.base; | |
16e8d74d | 1916 | |
b95a8a27 | 1917 | vdata->raw_clock.vclock_mode = tk->tkr_raw.clock->vdso_clock_mode; |
53fafdbb MT |
1918 | vdata->raw_clock.cycle_last = tk->tkr_raw.cycle_last; |
1919 | vdata->raw_clock.mask = tk->tkr_raw.mask; | |
1920 | vdata->raw_clock.mult = tk->tkr_raw.mult; | |
1921 | vdata->raw_clock.shift = tk->tkr_raw.shift; | |
917f9475 PB |
1922 | vdata->raw_clock.base_cycles = tk->tkr_raw.xtime_nsec; |
1923 | vdata->raw_clock.offset = tk->tkr_raw.base; | |
16e8d74d | 1924 | |
55dd00a7 MT |
1925 | vdata->wall_time_sec = tk->xtime_sec; |
1926 | ||
917f9475 | 1927 | vdata->offs_boot = tk->offs_boot; |
53fafdbb | 1928 | |
16e8d74d MT |
1929 | write_seqcount_end(&vdata->seq); |
1930 | } | |
8171cd68 PB |
1931 | |
1932 | static s64 get_kvmclock_base_ns(void) | |
1933 | { | |
1934 | /* Count up from boot time, but with the frequency of the raw clock. */ | |
1935 | return ktime_to_ns(ktime_add(ktime_get_raw(), pvclock_gtod_data.offs_boot)); | |
1936 | } | |
1937 | #else | |
1938 | static s64 get_kvmclock_base_ns(void) | |
1939 | { | |
1940 | /* Master clock not used, so we can just use CLOCK_BOOTTIME. */ | |
1941 | return ktime_get_boottime_ns(); | |
1942 | } | |
16e8d74d MT |
1943 | #endif |
1944 | ||
18068523 GOC |
1945 | static void kvm_write_wall_clock(struct kvm *kvm, gpa_t wall_clock) |
1946 | { | |
9ed3c444 AK |
1947 | int version; |
1948 | int r; | |
50d0a0f9 | 1949 | struct pvclock_wall_clock wc; |
8171cd68 | 1950 | u64 wall_nsec; |
18068523 | 1951 | |
210dfd93 OU |
1952 | kvm->arch.wall_clock = wall_clock; |
1953 | ||
18068523 GOC |
1954 | if (!wall_clock) |
1955 | return; | |
1956 | ||
9ed3c444 AK |
1957 | r = kvm_read_guest(kvm, wall_clock, &version, sizeof(version)); |
1958 | if (r) | |
1959 | return; | |
1960 | ||
1961 | if (version & 1) | |
1962 | ++version; /* first time write, random junk */ | |
1963 | ||
1964 | ++version; | |
18068523 | 1965 | |
1dab1345 NK |
1966 | if (kvm_write_guest(kvm, wall_clock, &version, sizeof(version))) |
1967 | return; | |
18068523 | 1968 | |
50d0a0f9 GH |
1969 | /* |
1970 | * The guest calculates current wall clock time by adding | |
34c238a1 | 1971 | * system time (updated by kvm_guest_time_update below) to the |
8171cd68 | 1972 | * wall clock specified here. We do the reverse here. |
50d0a0f9 | 1973 | */ |
8171cd68 | 1974 | wall_nsec = ktime_get_real_ns() - get_kvmclock_ns(kvm); |
50d0a0f9 | 1975 | |
8171cd68 PB |
1976 | wc.nsec = do_div(wall_nsec, 1000000000); |
1977 | wc.sec = (u32)wall_nsec; /* overflow in 2106 guest time */ | |
50d0a0f9 | 1978 | wc.version = version; |
18068523 GOC |
1979 | |
1980 | kvm_write_guest(kvm, wall_clock, &wc, sizeof(wc)); | |
1981 | ||
1982 | version++; | |
1983 | kvm_write_guest(kvm, wall_clock, &version, sizeof(version)); | |
18068523 GOC |
1984 | } |
1985 | ||
5b9bb0eb OU |
1986 | static void kvm_write_system_time(struct kvm_vcpu *vcpu, gpa_t system_time, |
1987 | bool old_msr, bool host_initiated) | |
1988 | { | |
1989 | struct kvm_arch *ka = &vcpu->kvm->arch; | |
1990 | ||
1991 | if (vcpu->vcpu_id == 0 && !host_initiated) { | |
1e293d1a | 1992 | if (ka->boot_vcpu_runs_old_kvmclock != old_msr) |
5b9bb0eb OU |
1993 | kvm_make_request(KVM_REQ_MASTERCLOCK_UPDATE, vcpu); |
1994 | ||
1995 | ka->boot_vcpu_runs_old_kvmclock = old_msr; | |
1996 | } | |
1997 | ||
1998 | vcpu->arch.time = system_time; | |
1999 | kvm_make_request(KVM_REQ_GLOBAL_CLOCK_UPDATE, vcpu); | |
2000 | ||
2001 | /* we verify if the enable bit is set... */ | |
2002 | vcpu->arch.pv_time_enabled = false; | |
2003 | if (!(system_time & 1)) | |
2004 | return; | |
2005 | ||
2006 | if (!kvm_gfn_to_hva_cache_init(vcpu->kvm, | |
2007 | &vcpu->arch.pv_time, system_time & ~1ULL, | |
2008 | sizeof(struct pvclock_vcpu_time_info))) | |
2009 | vcpu->arch.pv_time_enabled = true; | |
2010 | ||
2011 | return; | |
2012 | } | |
2013 | ||
50d0a0f9 GH |
2014 | static uint32_t div_frac(uint32_t dividend, uint32_t divisor) |
2015 | { | |
b51012de PB |
2016 | do_shl32_div32(dividend, divisor); |
2017 | return dividend; | |
50d0a0f9 GH |
2018 | } |
2019 | ||
3ae13faa | 2020 | static void kvm_get_time_scale(uint64_t scaled_hz, uint64_t base_hz, |
5f4e3f88 | 2021 | s8 *pshift, u32 *pmultiplier) |
50d0a0f9 | 2022 | { |
5f4e3f88 | 2023 | uint64_t scaled64; |
50d0a0f9 GH |
2024 | int32_t shift = 0; |
2025 | uint64_t tps64; | |
2026 | uint32_t tps32; | |
2027 | ||
3ae13faa PB |
2028 | tps64 = base_hz; |
2029 | scaled64 = scaled_hz; | |
50933623 | 2030 | while (tps64 > scaled64*2 || tps64 & 0xffffffff00000000ULL) { |
50d0a0f9 GH |
2031 | tps64 >>= 1; |
2032 | shift--; | |
2033 | } | |
2034 | ||
2035 | tps32 = (uint32_t)tps64; | |
50933623 JK |
2036 | while (tps32 <= scaled64 || scaled64 & 0xffffffff00000000ULL) { |
2037 | if (scaled64 & 0xffffffff00000000ULL || tps32 & 0x80000000) | |
5f4e3f88 ZA |
2038 | scaled64 >>= 1; |
2039 | else | |
2040 | tps32 <<= 1; | |
50d0a0f9 GH |
2041 | shift++; |
2042 | } | |
2043 | ||
5f4e3f88 ZA |
2044 | *pshift = shift; |
2045 | *pmultiplier = div_frac(scaled64, tps32); | |
50d0a0f9 GH |
2046 | } |
2047 | ||
d828199e | 2048 | #ifdef CONFIG_X86_64 |
16e8d74d | 2049 | static atomic_t kvm_guest_has_master_clock = ATOMIC_INIT(0); |
d828199e | 2050 | #endif |
16e8d74d | 2051 | |
c8076604 | 2052 | static DEFINE_PER_CPU(unsigned long, cpu_tsc_khz); |
69b0049a | 2053 | static unsigned long max_tsc_khz; |
c8076604 | 2054 | |
cc578287 | 2055 | static u32 adjust_tsc_khz(u32 khz, s32 ppm) |
1e993611 | 2056 | { |
cc578287 ZA |
2057 | u64 v = (u64)khz * (1000000 + ppm); |
2058 | do_div(v, 1000000); | |
2059 | return v; | |
1e993611 JR |
2060 | } |
2061 | ||
381d585c HZ |
2062 | static int set_tsc_khz(struct kvm_vcpu *vcpu, u32 user_tsc_khz, bool scale) |
2063 | { | |
2064 | u64 ratio; | |
2065 | ||
2066 | /* Guest TSC same frequency as host TSC? */ | |
2067 | if (!scale) { | |
2068 | vcpu->arch.tsc_scaling_ratio = kvm_default_tsc_scaling_ratio; | |
2069 | return 0; | |
2070 | } | |
2071 | ||
2072 | /* TSC scaling supported? */ | |
2073 | if (!kvm_has_tsc_control) { | |
2074 | if (user_tsc_khz > tsc_khz) { | |
2075 | vcpu->arch.tsc_catchup = 1; | |
2076 | vcpu->arch.tsc_always_catchup = 1; | |
2077 | return 0; | |
2078 | } else { | |
3f16a5c3 | 2079 | pr_warn_ratelimited("user requested TSC rate below hardware speed\n"); |
381d585c HZ |
2080 | return -1; |
2081 | } | |
2082 | } | |
2083 | ||
2084 | /* TSC scaling required - calculate ratio */ | |
2085 | ratio = mul_u64_u32_div(1ULL << kvm_tsc_scaling_ratio_frac_bits, | |
2086 | user_tsc_khz, tsc_khz); | |
2087 | ||
2088 | if (ratio == 0 || ratio >= kvm_max_tsc_scaling_ratio) { | |
3f16a5c3 PB |
2089 | pr_warn_ratelimited("Invalid TSC scaling ratio - virtual-tsc-khz=%u\n", |
2090 | user_tsc_khz); | |
381d585c HZ |
2091 | return -1; |
2092 | } | |
2093 | ||
2094 | vcpu->arch.tsc_scaling_ratio = ratio; | |
2095 | return 0; | |
2096 | } | |
2097 | ||
4941b8cb | 2098 | static int kvm_set_tsc_khz(struct kvm_vcpu *vcpu, u32 user_tsc_khz) |
759379dd | 2099 | { |
cc578287 ZA |
2100 | u32 thresh_lo, thresh_hi; |
2101 | int use_scaling = 0; | |
217fc9cf | 2102 | |
03ba32ca | 2103 | /* tsc_khz can be zero if TSC calibration fails */ |
4941b8cb | 2104 | if (user_tsc_khz == 0) { |
ad721883 HZ |
2105 | /* set tsc_scaling_ratio to a safe value */ |
2106 | vcpu->arch.tsc_scaling_ratio = kvm_default_tsc_scaling_ratio; | |
381d585c | 2107 | return -1; |
ad721883 | 2108 | } |
03ba32ca | 2109 | |
c285545f | 2110 | /* Compute a scale to convert nanoseconds in TSC cycles */ |
3ae13faa | 2111 | kvm_get_time_scale(user_tsc_khz * 1000LL, NSEC_PER_SEC, |
cc578287 ZA |
2112 | &vcpu->arch.virtual_tsc_shift, |
2113 | &vcpu->arch.virtual_tsc_mult); | |
4941b8cb | 2114 | vcpu->arch.virtual_tsc_khz = user_tsc_khz; |
cc578287 ZA |
2115 | |
2116 | /* | |
2117 | * Compute the variation in TSC rate which is acceptable | |
2118 | * within the range of tolerance and decide if the | |
2119 | * rate being applied is within that bounds of the hardware | |
2120 | * rate. If so, no scaling or compensation need be done. | |
2121 | */ | |
2122 | thresh_lo = adjust_tsc_khz(tsc_khz, -tsc_tolerance_ppm); | |
2123 | thresh_hi = adjust_tsc_khz(tsc_khz, tsc_tolerance_ppm); | |
4941b8cb PB |
2124 | if (user_tsc_khz < thresh_lo || user_tsc_khz > thresh_hi) { |
2125 | pr_debug("kvm: requested TSC rate %u falls outside tolerance [%u,%u]\n", user_tsc_khz, thresh_lo, thresh_hi); | |
cc578287 ZA |
2126 | use_scaling = 1; |
2127 | } | |
4941b8cb | 2128 | return set_tsc_khz(vcpu, user_tsc_khz, use_scaling); |
c285545f ZA |
2129 | } |
2130 | ||
2131 | static u64 compute_guest_tsc(struct kvm_vcpu *vcpu, s64 kernel_ns) | |
2132 | { | |
e26101b1 | 2133 | u64 tsc = pvclock_scale_delta(kernel_ns-vcpu->arch.this_tsc_nsec, |
cc578287 ZA |
2134 | vcpu->arch.virtual_tsc_mult, |
2135 | vcpu->arch.virtual_tsc_shift); | |
e26101b1 | 2136 | tsc += vcpu->arch.this_tsc_write; |
c285545f ZA |
2137 | return tsc; |
2138 | } | |
2139 | ||
b0c39dc6 VK |
2140 | static inline int gtod_is_based_on_tsc(int mode) |
2141 | { | |
b95a8a27 | 2142 | return mode == VDSO_CLOCKMODE_TSC || mode == VDSO_CLOCKMODE_HVCLOCK; |
b0c39dc6 VK |
2143 | } |
2144 | ||
69b0049a | 2145 | static void kvm_track_tsc_matching(struct kvm_vcpu *vcpu) |
b48aa97e MT |
2146 | { |
2147 | #ifdef CONFIG_X86_64 | |
2148 | bool vcpus_matched; | |
b48aa97e MT |
2149 | struct kvm_arch *ka = &vcpu->kvm->arch; |
2150 | struct pvclock_gtod_data *gtod = &pvclock_gtod_data; | |
2151 | ||
2152 | vcpus_matched = (ka->nr_vcpus_matched_tsc + 1 == | |
2153 | atomic_read(&vcpu->kvm->online_vcpus)); | |
2154 | ||
7f187922 MT |
2155 | /* |
2156 | * Once the masterclock is enabled, always perform request in | |
2157 | * order to update it. | |
2158 | * | |
2159 | * In order to enable masterclock, the host clocksource must be TSC | |
2160 | * and the vcpus need to have matched TSCs. When that happens, | |
2161 | * perform request to enable masterclock. | |
2162 | */ | |
2163 | if (ka->use_master_clock || | |
b0c39dc6 | 2164 | (gtod_is_based_on_tsc(gtod->clock.vclock_mode) && vcpus_matched)) |
b48aa97e MT |
2165 | kvm_make_request(KVM_REQ_MASTERCLOCK_UPDATE, vcpu); |
2166 | ||
2167 | trace_kvm_track_tsc(vcpu->vcpu_id, ka->nr_vcpus_matched_tsc, | |
2168 | atomic_read(&vcpu->kvm->online_vcpus), | |
2169 | ka->use_master_clock, gtod->clock.vclock_mode); | |
2170 | #endif | |
2171 | } | |
2172 | ||
35181e86 HZ |
2173 | /* |
2174 | * Multiply tsc by a fixed point number represented by ratio. | |
2175 | * | |
2176 | * The most significant 64-N bits (mult) of ratio represent the | |
2177 | * integral part of the fixed point number; the remaining N bits | |
2178 | * (frac) represent the fractional part, ie. ratio represents a fixed | |
2179 | * point number (mult + frac * 2^(-N)). | |
2180 | * | |
2181 | * N equals to kvm_tsc_scaling_ratio_frac_bits. | |
2182 | */ | |
2183 | static inline u64 __scale_tsc(u64 ratio, u64 tsc) | |
2184 | { | |
2185 | return mul_u64_u64_shr(tsc, ratio, kvm_tsc_scaling_ratio_frac_bits); | |
2186 | } | |
2187 | ||
2188 | u64 kvm_scale_tsc(struct kvm_vcpu *vcpu, u64 tsc) | |
2189 | { | |
2190 | u64 _tsc = tsc; | |
2191 | u64 ratio = vcpu->arch.tsc_scaling_ratio; | |
2192 | ||
2193 | if (ratio != kvm_default_tsc_scaling_ratio) | |
2194 | _tsc = __scale_tsc(ratio, tsc); | |
2195 | ||
2196 | return _tsc; | |
2197 | } | |
2198 | EXPORT_SYMBOL_GPL(kvm_scale_tsc); | |
2199 | ||
07c1419a HZ |
2200 | static u64 kvm_compute_tsc_offset(struct kvm_vcpu *vcpu, u64 target_tsc) |
2201 | { | |
2202 | u64 tsc; | |
2203 | ||
2204 | tsc = kvm_scale_tsc(vcpu, rdtsc()); | |
2205 | ||
2206 | return target_tsc - tsc; | |
2207 | } | |
2208 | ||
4ba76538 HZ |
2209 | u64 kvm_read_l1_tsc(struct kvm_vcpu *vcpu, u64 host_tsc) |
2210 | { | |
56ba77a4 | 2211 | return vcpu->arch.l1_tsc_offset + kvm_scale_tsc(vcpu, host_tsc); |
4ba76538 HZ |
2212 | } |
2213 | EXPORT_SYMBOL_GPL(kvm_read_l1_tsc); | |
2214 | ||
a545ab6a LC |
2215 | static void kvm_vcpu_write_tsc_offset(struct kvm_vcpu *vcpu, u64 offset) |
2216 | { | |
56ba77a4 | 2217 | vcpu->arch.l1_tsc_offset = offset; |
afaf0b2f | 2218 | vcpu->arch.tsc_offset = kvm_x86_ops.write_l1_tsc_offset(vcpu, offset); |
a545ab6a LC |
2219 | } |
2220 | ||
b0c39dc6 VK |
2221 | static inline bool kvm_check_tsc_unstable(void) |
2222 | { | |
2223 | #ifdef CONFIG_X86_64 | |
2224 | /* | |
2225 | * TSC is marked unstable when we're running on Hyper-V, | |
2226 | * 'TSC page' clocksource is good. | |
2227 | */ | |
b95a8a27 | 2228 | if (pvclock_gtod_data.clock.vclock_mode == VDSO_CLOCKMODE_HVCLOCK) |
b0c39dc6 VK |
2229 | return false; |
2230 | #endif | |
2231 | return check_tsc_unstable(); | |
2232 | } | |
2233 | ||
0c899c25 | 2234 | static void kvm_synchronize_tsc(struct kvm_vcpu *vcpu, u64 data) |
99e3e30a ZA |
2235 | { |
2236 | struct kvm *kvm = vcpu->kvm; | |
f38e098f | 2237 | u64 offset, ns, elapsed; |
99e3e30a | 2238 | unsigned long flags; |
b48aa97e | 2239 | bool matched; |
0d3da0d2 | 2240 | bool already_matched; |
c5e8ec8e | 2241 | bool synchronizing = false; |
99e3e30a | 2242 | |
038f8c11 | 2243 | raw_spin_lock_irqsave(&kvm->arch.tsc_write_lock, flags); |
07c1419a | 2244 | offset = kvm_compute_tsc_offset(vcpu, data); |
8171cd68 | 2245 | ns = get_kvmclock_base_ns(); |
f38e098f | 2246 | elapsed = ns - kvm->arch.last_tsc_nsec; |
5d3cb0f6 | 2247 | |
03ba32ca | 2248 | if (vcpu->arch.virtual_tsc_khz) { |
0c899c25 | 2249 | if (data == 0) { |
bd8fab39 DP |
2250 | /* |
2251 | * detection of vcpu initialization -- need to sync | |
2252 | * with other vCPUs. This particularly helps to keep | |
2253 | * kvm_clock stable after CPU hotplug | |
2254 | */ | |
2255 | synchronizing = true; | |
2256 | } else { | |
2257 | u64 tsc_exp = kvm->arch.last_tsc_write + | |
2258 | nsec_to_cycles(vcpu, elapsed); | |
2259 | u64 tsc_hz = vcpu->arch.virtual_tsc_khz * 1000LL; | |
2260 | /* | |
2261 | * Special case: TSC write with a small delta (1 second) | |
2262 | * of virtual cycle time against real time is | |
2263 | * interpreted as an attempt to synchronize the CPU. | |
2264 | */ | |
2265 | synchronizing = data < tsc_exp + tsc_hz && | |
2266 | data + tsc_hz > tsc_exp; | |
2267 | } | |
c5e8ec8e | 2268 | } |
f38e098f ZA |
2269 | |
2270 | /* | |
5d3cb0f6 ZA |
2271 | * For a reliable TSC, we can match TSC offsets, and for an unstable |
2272 | * TSC, we add elapsed time in this computation. We could let the | |
2273 | * compensation code attempt to catch up if we fall behind, but | |
2274 | * it's better to try to match offsets from the beginning. | |
2275 | */ | |
c5e8ec8e | 2276 | if (synchronizing && |
5d3cb0f6 | 2277 | vcpu->arch.virtual_tsc_khz == kvm->arch.last_tsc_khz) { |
b0c39dc6 | 2278 | if (!kvm_check_tsc_unstable()) { |
e26101b1 | 2279 | offset = kvm->arch.cur_tsc_offset; |
f38e098f | 2280 | } else { |
857e4099 | 2281 | u64 delta = nsec_to_cycles(vcpu, elapsed); |
5d3cb0f6 | 2282 | data += delta; |
07c1419a | 2283 | offset = kvm_compute_tsc_offset(vcpu, data); |
f38e098f | 2284 | } |
b48aa97e | 2285 | matched = true; |
0d3da0d2 | 2286 | already_matched = (vcpu->arch.this_tsc_generation == kvm->arch.cur_tsc_generation); |
e26101b1 ZA |
2287 | } else { |
2288 | /* | |
2289 | * We split periods of matched TSC writes into generations. | |
2290 | * For each generation, we track the original measured | |
2291 | * nanosecond time, offset, and write, so if TSCs are in | |
2292 | * sync, we can match exact offset, and if not, we can match | |
4a969980 | 2293 | * exact software computation in compute_guest_tsc() |
e26101b1 ZA |
2294 | * |
2295 | * These values are tracked in kvm->arch.cur_xxx variables. | |
2296 | */ | |
2297 | kvm->arch.cur_tsc_generation++; | |
2298 | kvm->arch.cur_tsc_nsec = ns; | |
2299 | kvm->arch.cur_tsc_write = data; | |
2300 | kvm->arch.cur_tsc_offset = offset; | |
b48aa97e | 2301 | matched = false; |
f38e098f | 2302 | } |
e26101b1 ZA |
2303 | |
2304 | /* | |
2305 | * We also track th most recent recorded KHZ, write and time to | |
2306 | * allow the matching interval to be extended at each write. | |
2307 | */ | |
f38e098f ZA |
2308 | kvm->arch.last_tsc_nsec = ns; |
2309 | kvm->arch.last_tsc_write = data; | |
5d3cb0f6 | 2310 | kvm->arch.last_tsc_khz = vcpu->arch.virtual_tsc_khz; |
99e3e30a | 2311 | |
b183aa58 | 2312 | vcpu->arch.last_guest_tsc = data; |
e26101b1 ZA |
2313 | |
2314 | /* Keep track of which generation this VCPU has synchronized to */ | |
2315 | vcpu->arch.this_tsc_generation = kvm->arch.cur_tsc_generation; | |
2316 | vcpu->arch.this_tsc_nsec = kvm->arch.cur_tsc_nsec; | |
2317 | vcpu->arch.this_tsc_write = kvm->arch.cur_tsc_write; | |
2318 | ||
a545ab6a | 2319 | kvm_vcpu_write_tsc_offset(vcpu, offset); |
e26101b1 | 2320 | raw_spin_unlock_irqrestore(&kvm->arch.tsc_write_lock, flags); |
b48aa97e MT |
2321 | |
2322 | spin_lock(&kvm->arch.pvclock_gtod_sync_lock); | |
0d3da0d2 | 2323 | if (!matched) { |
b48aa97e | 2324 | kvm->arch.nr_vcpus_matched_tsc = 0; |
0d3da0d2 TG |
2325 | } else if (!already_matched) { |
2326 | kvm->arch.nr_vcpus_matched_tsc++; | |
2327 | } | |
b48aa97e MT |
2328 | |
2329 | kvm_track_tsc_matching(vcpu); | |
2330 | spin_unlock(&kvm->arch.pvclock_gtod_sync_lock); | |
99e3e30a | 2331 | } |
e26101b1 | 2332 | |
58ea6767 HZ |
2333 | static inline void adjust_tsc_offset_guest(struct kvm_vcpu *vcpu, |
2334 | s64 adjustment) | |
2335 | { | |
56ba77a4 | 2336 | u64 tsc_offset = vcpu->arch.l1_tsc_offset; |
326e7425 | 2337 | kvm_vcpu_write_tsc_offset(vcpu, tsc_offset + adjustment); |
58ea6767 HZ |
2338 | } |
2339 | ||
2340 | static inline void adjust_tsc_offset_host(struct kvm_vcpu *vcpu, s64 adjustment) | |
2341 | { | |
2342 | if (vcpu->arch.tsc_scaling_ratio != kvm_default_tsc_scaling_ratio) | |
2343 | WARN_ON(adjustment < 0); | |
2344 | adjustment = kvm_scale_tsc(vcpu, (u64) adjustment); | |
ea26e4ec | 2345 | adjust_tsc_offset_guest(vcpu, adjustment); |
58ea6767 HZ |
2346 | } |
2347 | ||
d828199e MT |
2348 | #ifdef CONFIG_X86_64 |
2349 | ||
a5a1d1c2 | 2350 | static u64 read_tsc(void) |
d828199e | 2351 | { |
a5a1d1c2 | 2352 | u64 ret = (u64)rdtsc_ordered(); |
03b9730b | 2353 | u64 last = pvclock_gtod_data.clock.cycle_last; |
d828199e MT |
2354 | |
2355 | if (likely(ret >= last)) | |
2356 | return ret; | |
2357 | ||
2358 | /* | |
2359 | * GCC likes to generate cmov here, but this branch is extremely | |
6a6256f9 | 2360 | * predictable (it's just a function of time and the likely is |
d828199e MT |
2361 | * very likely) and there's a data dependence, so force GCC |
2362 | * to generate a branch instead. I don't barrier() because | |
2363 | * we don't actually need a barrier, and if this function | |
2364 | * ever gets inlined it will generate worse code. | |
2365 | */ | |
2366 | asm volatile (""); | |
2367 | return last; | |
2368 | } | |
2369 | ||
53fafdbb MT |
2370 | static inline u64 vgettsc(struct pvclock_clock *clock, u64 *tsc_timestamp, |
2371 | int *mode) | |
d828199e MT |
2372 | { |
2373 | long v; | |
b0c39dc6 VK |
2374 | u64 tsc_pg_val; |
2375 | ||
53fafdbb | 2376 | switch (clock->vclock_mode) { |
b95a8a27 | 2377 | case VDSO_CLOCKMODE_HVCLOCK: |
b0c39dc6 VK |
2378 | tsc_pg_val = hv_read_tsc_page_tsc(hv_get_tsc_page(), |
2379 | tsc_timestamp); | |
2380 | if (tsc_pg_val != U64_MAX) { | |
2381 | /* TSC page valid */ | |
b95a8a27 | 2382 | *mode = VDSO_CLOCKMODE_HVCLOCK; |
53fafdbb MT |
2383 | v = (tsc_pg_val - clock->cycle_last) & |
2384 | clock->mask; | |
b0c39dc6 VK |
2385 | } else { |
2386 | /* TSC page invalid */ | |
b95a8a27 | 2387 | *mode = VDSO_CLOCKMODE_NONE; |
b0c39dc6 VK |
2388 | } |
2389 | break; | |
b95a8a27 TG |
2390 | case VDSO_CLOCKMODE_TSC: |
2391 | *mode = VDSO_CLOCKMODE_TSC; | |
b0c39dc6 | 2392 | *tsc_timestamp = read_tsc(); |
53fafdbb MT |
2393 | v = (*tsc_timestamp - clock->cycle_last) & |
2394 | clock->mask; | |
b0c39dc6 VK |
2395 | break; |
2396 | default: | |
b95a8a27 | 2397 | *mode = VDSO_CLOCKMODE_NONE; |
b0c39dc6 | 2398 | } |
d828199e | 2399 | |
b95a8a27 | 2400 | if (*mode == VDSO_CLOCKMODE_NONE) |
b0c39dc6 | 2401 | *tsc_timestamp = v = 0; |
d828199e | 2402 | |
53fafdbb | 2403 | return v * clock->mult; |
d828199e MT |
2404 | } |
2405 | ||
53fafdbb | 2406 | static int do_monotonic_raw(s64 *t, u64 *tsc_timestamp) |
d828199e | 2407 | { |
cbcf2dd3 | 2408 | struct pvclock_gtod_data *gtod = &pvclock_gtod_data; |
d828199e | 2409 | unsigned long seq; |
d828199e | 2410 | int mode; |
cbcf2dd3 | 2411 | u64 ns; |
d828199e | 2412 | |
d828199e MT |
2413 | do { |
2414 | seq = read_seqcount_begin(>od->seq); | |
917f9475 | 2415 | ns = gtod->raw_clock.base_cycles; |
53fafdbb | 2416 | ns += vgettsc(>od->raw_clock, tsc_timestamp, &mode); |
917f9475 PB |
2417 | ns >>= gtod->raw_clock.shift; |
2418 | ns += ktime_to_ns(ktime_add(gtod->raw_clock.offset, gtod->offs_boot)); | |
d828199e | 2419 | } while (unlikely(read_seqcount_retry(>od->seq, seq))); |
cbcf2dd3 | 2420 | *t = ns; |
d828199e MT |
2421 | |
2422 | return mode; | |
2423 | } | |
2424 | ||
899a31f5 | 2425 | static int do_realtime(struct timespec64 *ts, u64 *tsc_timestamp) |
55dd00a7 MT |
2426 | { |
2427 | struct pvclock_gtod_data *gtod = &pvclock_gtod_data; | |
2428 | unsigned long seq; | |
2429 | int mode; | |
2430 | u64 ns; | |
2431 | ||
2432 | do { | |
2433 | seq = read_seqcount_begin(>od->seq); | |
55dd00a7 | 2434 | ts->tv_sec = gtod->wall_time_sec; |
917f9475 | 2435 | ns = gtod->clock.base_cycles; |
53fafdbb | 2436 | ns += vgettsc(>od->clock, tsc_timestamp, &mode); |
55dd00a7 MT |
2437 | ns >>= gtod->clock.shift; |
2438 | } while (unlikely(read_seqcount_retry(>od->seq, seq))); | |
2439 | ||
2440 | ts->tv_sec += __iter_div_u64_rem(ns, NSEC_PER_SEC, &ns); | |
2441 | ts->tv_nsec = ns; | |
2442 | ||
2443 | return mode; | |
2444 | } | |
2445 | ||
b0c39dc6 VK |
2446 | /* returns true if host is using TSC based clocksource */ |
2447 | static bool kvm_get_time_and_clockread(s64 *kernel_ns, u64 *tsc_timestamp) | |
d828199e | 2448 | { |
d828199e | 2449 | /* checked again under seqlock below */ |
b0c39dc6 | 2450 | if (!gtod_is_based_on_tsc(pvclock_gtod_data.clock.vclock_mode)) |
d828199e MT |
2451 | return false; |
2452 | ||
53fafdbb | 2453 | return gtod_is_based_on_tsc(do_monotonic_raw(kernel_ns, |
b0c39dc6 | 2454 | tsc_timestamp)); |
d828199e | 2455 | } |
55dd00a7 | 2456 | |
b0c39dc6 | 2457 | /* returns true if host is using TSC based clocksource */ |
899a31f5 | 2458 | static bool kvm_get_walltime_and_clockread(struct timespec64 *ts, |
b0c39dc6 | 2459 | u64 *tsc_timestamp) |
55dd00a7 MT |
2460 | { |
2461 | /* checked again under seqlock below */ | |
b0c39dc6 | 2462 | if (!gtod_is_based_on_tsc(pvclock_gtod_data.clock.vclock_mode)) |
55dd00a7 MT |
2463 | return false; |
2464 | ||
b0c39dc6 | 2465 | return gtod_is_based_on_tsc(do_realtime(ts, tsc_timestamp)); |
55dd00a7 | 2466 | } |
d828199e MT |
2467 | #endif |
2468 | ||
2469 | /* | |
2470 | * | |
b48aa97e MT |
2471 | * Assuming a stable TSC across physical CPUS, and a stable TSC |
2472 | * across virtual CPUs, the following condition is possible. | |
2473 | * Each numbered line represents an event visible to both | |
d828199e MT |
2474 | * CPUs at the next numbered event. |
2475 | * | |
2476 | * "timespecX" represents host monotonic time. "tscX" represents | |
2477 | * RDTSC value. | |
2478 | * | |
2479 | * VCPU0 on CPU0 | VCPU1 on CPU1 | |
2480 | * | |
2481 | * 1. read timespec0,tsc0 | |
2482 | * 2. | timespec1 = timespec0 + N | |
2483 | * | tsc1 = tsc0 + M | |
2484 | * 3. transition to guest | transition to guest | |
2485 | * 4. ret0 = timespec0 + (rdtsc - tsc0) | | |
2486 | * 5. | ret1 = timespec1 + (rdtsc - tsc1) | |
2487 | * | ret1 = timespec0 + N + (rdtsc - (tsc0 + M)) | |
2488 | * | |
2489 | * Since ret0 update is visible to VCPU1 at time 5, to obey monotonicity: | |
2490 | * | |
2491 | * - ret0 < ret1 | |
2492 | * - timespec0 + (rdtsc - tsc0) < timespec0 + N + (rdtsc - (tsc0 + M)) | |
2493 | * ... | |
2494 | * - 0 < N - M => M < N | |
2495 | * | |
2496 | * That is, when timespec0 != timespec1, M < N. Unfortunately that is not | |
2497 | * always the case (the difference between two distinct xtime instances | |
2498 | * might be smaller then the difference between corresponding TSC reads, | |
2499 | * when updating guest vcpus pvclock areas). | |
2500 | * | |
2501 | * To avoid that problem, do not allow visibility of distinct | |
2502 | * system_timestamp/tsc_timestamp values simultaneously: use a master | |
2503 | * copy of host monotonic time values. Update that master copy | |
2504 | * in lockstep. | |
2505 | * | |
b48aa97e | 2506 | * Rely on synchronization of host TSCs and guest TSCs for monotonicity. |
d828199e MT |
2507 | * |
2508 | */ | |
2509 | ||
2510 | static void pvclock_update_vm_gtod_copy(struct kvm *kvm) | |
2511 | { | |
2512 | #ifdef CONFIG_X86_64 | |
2513 | struct kvm_arch *ka = &kvm->arch; | |
2514 | int vclock_mode; | |
b48aa97e MT |
2515 | bool host_tsc_clocksource, vcpus_matched; |
2516 | ||
2517 | vcpus_matched = (ka->nr_vcpus_matched_tsc + 1 == | |
2518 | atomic_read(&kvm->online_vcpus)); | |
d828199e MT |
2519 | |
2520 | /* | |
2521 | * If the host uses TSC clock, then passthrough TSC as stable | |
2522 | * to the guest. | |
2523 | */ | |
b48aa97e | 2524 | host_tsc_clocksource = kvm_get_time_and_clockread( |
d828199e MT |
2525 | &ka->master_kernel_ns, |
2526 | &ka->master_cycle_now); | |
2527 | ||
16a96021 | 2528 | ka->use_master_clock = host_tsc_clocksource && vcpus_matched |
a826faf1 | 2529 | && !ka->backwards_tsc_observed |
54750f2c | 2530 | && !ka->boot_vcpu_runs_old_kvmclock; |
b48aa97e | 2531 | |
d828199e MT |
2532 | if (ka->use_master_clock) |
2533 | atomic_set(&kvm_guest_has_master_clock, 1); | |
2534 | ||
2535 | vclock_mode = pvclock_gtod_data.clock.vclock_mode; | |
b48aa97e MT |
2536 | trace_kvm_update_master_clock(ka->use_master_clock, vclock_mode, |
2537 | vcpus_matched); | |
d828199e MT |
2538 | #endif |
2539 | } | |
2540 | ||
2860c4b1 PB |
2541 | void kvm_make_mclock_inprogress_request(struct kvm *kvm) |
2542 | { | |
2543 | kvm_make_all_cpus_request(kvm, KVM_REQ_MCLOCK_INPROGRESS); | |
2544 | } | |
2545 | ||
2e762ff7 MT |
2546 | static void kvm_gen_update_masterclock(struct kvm *kvm) |
2547 | { | |
2548 | #ifdef CONFIG_X86_64 | |
2549 | int i; | |
2550 | struct kvm_vcpu *vcpu; | |
2551 | struct kvm_arch *ka = &kvm->arch; | |
2552 | ||
2553 | spin_lock(&ka->pvclock_gtod_sync_lock); | |
2554 | kvm_make_mclock_inprogress_request(kvm); | |
2555 | /* no guest entries from this point */ | |
2556 | pvclock_update_vm_gtod_copy(kvm); | |
2557 | ||
2558 | kvm_for_each_vcpu(i, vcpu, kvm) | |
105b21bb | 2559 | kvm_make_request(KVM_REQ_CLOCK_UPDATE, vcpu); |
2e762ff7 MT |
2560 | |
2561 | /* guest entries allowed */ | |
2562 | kvm_for_each_vcpu(i, vcpu, kvm) | |
72875d8a | 2563 | kvm_clear_request(KVM_REQ_MCLOCK_INPROGRESS, vcpu); |
2e762ff7 MT |
2564 | |
2565 | spin_unlock(&ka->pvclock_gtod_sync_lock); | |
2566 | #endif | |
2567 | } | |
2568 | ||
e891a32e | 2569 | u64 get_kvmclock_ns(struct kvm *kvm) |
108b249c | 2570 | { |
108b249c | 2571 | struct kvm_arch *ka = &kvm->arch; |
8b953440 | 2572 | struct pvclock_vcpu_time_info hv_clock; |
e2c2206a | 2573 | u64 ret; |
108b249c | 2574 | |
8b953440 PB |
2575 | spin_lock(&ka->pvclock_gtod_sync_lock); |
2576 | if (!ka->use_master_clock) { | |
2577 | spin_unlock(&ka->pvclock_gtod_sync_lock); | |
8171cd68 | 2578 | return get_kvmclock_base_ns() + ka->kvmclock_offset; |
108b249c PB |
2579 | } |
2580 | ||
8b953440 PB |
2581 | hv_clock.tsc_timestamp = ka->master_cycle_now; |
2582 | hv_clock.system_time = ka->master_kernel_ns + ka->kvmclock_offset; | |
2583 | spin_unlock(&ka->pvclock_gtod_sync_lock); | |
2584 | ||
e2c2206a WL |
2585 | /* both __this_cpu_read() and rdtsc() should be on the same cpu */ |
2586 | get_cpu(); | |
2587 | ||
e70b57a6 WL |
2588 | if (__this_cpu_read(cpu_tsc_khz)) { |
2589 | kvm_get_time_scale(NSEC_PER_SEC, __this_cpu_read(cpu_tsc_khz) * 1000LL, | |
2590 | &hv_clock.tsc_shift, | |
2591 | &hv_clock.tsc_to_system_mul); | |
2592 | ret = __pvclock_read_cycles(&hv_clock, rdtsc()); | |
2593 | } else | |
8171cd68 | 2594 | ret = get_kvmclock_base_ns() + ka->kvmclock_offset; |
e2c2206a WL |
2595 | |
2596 | put_cpu(); | |
2597 | ||
2598 | return ret; | |
108b249c PB |
2599 | } |
2600 | ||
0d6dd2ff PB |
2601 | static void kvm_setup_pvclock_page(struct kvm_vcpu *v) |
2602 | { | |
2603 | struct kvm_vcpu_arch *vcpu = &v->arch; | |
2604 | struct pvclock_vcpu_time_info guest_hv_clock; | |
2605 | ||
4e335d9e | 2606 | if (unlikely(kvm_read_guest_cached(v->kvm, &vcpu->pv_time, |
0d6dd2ff PB |
2607 | &guest_hv_clock, sizeof(guest_hv_clock)))) |
2608 | return; | |
2609 | ||
2610 | /* This VCPU is paused, but it's legal for a guest to read another | |
2611 | * VCPU's kvmclock, so we really have to follow the specification where | |
2612 | * it says that version is odd if data is being modified, and even after | |
2613 | * it is consistent. | |
2614 | * | |
2615 | * Version field updates must be kept separate. This is because | |
2616 | * kvm_write_guest_cached might use a "rep movs" instruction, and | |
2617 | * writes within a string instruction are weakly ordered. So there | |
2618 | * are three writes overall. | |
2619 | * | |
2620 | * As a small optimization, only write the version field in the first | |
2621 | * and third write. The vcpu->pv_time cache is still valid, because the | |
2622 | * version field is the first in the struct. | |
2623 | */ | |
2624 | BUILD_BUG_ON(offsetof(struct pvclock_vcpu_time_info, version) != 0); | |
2625 | ||
51c4b8bb LA |
2626 | if (guest_hv_clock.version & 1) |
2627 | ++guest_hv_clock.version; /* first time write, random junk */ | |
2628 | ||
0d6dd2ff | 2629 | vcpu->hv_clock.version = guest_hv_clock.version + 1; |
4e335d9e PB |
2630 | kvm_write_guest_cached(v->kvm, &vcpu->pv_time, |
2631 | &vcpu->hv_clock, | |
2632 | sizeof(vcpu->hv_clock.version)); | |
0d6dd2ff PB |
2633 | |
2634 | smp_wmb(); | |
2635 | ||
2636 | /* retain PVCLOCK_GUEST_STOPPED if set in guest copy */ | |
2637 | vcpu->hv_clock.flags |= (guest_hv_clock.flags & PVCLOCK_GUEST_STOPPED); | |
2638 | ||
2639 | if (vcpu->pvclock_set_guest_stopped_request) { | |
2640 | vcpu->hv_clock.flags |= PVCLOCK_GUEST_STOPPED; | |
2641 | vcpu->pvclock_set_guest_stopped_request = false; | |
2642 | } | |
2643 | ||
2644 | trace_kvm_pvclock_update(v->vcpu_id, &vcpu->hv_clock); | |
2645 | ||
4e335d9e PB |
2646 | kvm_write_guest_cached(v->kvm, &vcpu->pv_time, |
2647 | &vcpu->hv_clock, | |
2648 | sizeof(vcpu->hv_clock)); | |
0d6dd2ff PB |
2649 | |
2650 | smp_wmb(); | |
2651 | ||
2652 | vcpu->hv_clock.version++; | |
4e335d9e PB |
2653 | kvm_write_guest_cached(v->kvm, &vcpu->pv_time, |
2654 | &vcpu->hv_clock, | |
2655 | sizeof(vcpu->hv_clock.version)); | |
0d6dd2ff PB |
2656 | } |
2657 | ||
34c238a1 | 2658 | static int kvm_guest_time_update(struct kvm_vcpu *v) |
18068523 | 2659 | { |
78db6a50 | 2660 | unsigned long flags, tgt_tsc_khz; |
18068523 | 2661 | struct kvm_vcpu_arch *vcpu = &v->arch; |
d828199e | 2662 | struct kvm_arch *ka = &v->kvm->arch; |
f25e656d | 2663 | s64 kernel_ns; |
d828199e | 2664 | u64 tsc_timestamp, host_tsc; |
51d59c6b | 2665 | u8 pvclock_flags; |
d828199e MT |
2666 | bool use_master_clock; |
2667 | ||
2668 | kernel_ns = 0; | |
2669 | host_tsc = 0; | |
18068523 | 2670 | |
d828199e MT |
2671 | /* |
2672 | * If the host uses TSC clock, then passthrough TSC as stable | |
2673 | * to the guest. | |
2674 | */ | |
2675 | spin_lock(&ka->pvclock_gtod_sync_lock); | |
2676 | use_master_clock = ka->use_master_clock; | |
2677 | if (use_master_clock) { | |
2678 | host_tsc = ka->master_cycle_now; | |
2679 | kernel_ns = ka->master_kernel_ns; | |
2680 | } | |
2681 | spin_unlock(&ka->pvclock_gtod_sync_lock); | |
c09664bb MT |
2682 | |
2683 | /* Keep irq disabled to prevent changes to the clock */ | |
2684 | local_irq_save(flags); | |
78db6a50 PB |
2685 | tgt_tsc_khz = __this_cpu_read(cpu_tsc_khz); |
2686 | if (unlikely(tgt_tsc_khz == 0)) { | |
c09664bb MT |
2687 | local_irq_restore(flags); |
2688 | kvm_make_request(KVM_REQ_CLOCK_UPDATE, v); | |
2689 | return 1; | |
2690 | } | |
d828199e | 2691 | if (!use_master_clock) { |
4ea1636b | 2692 | host_tsc = rdtsc(); |
8171cd68 | 2693 | kernel_ns = get_kvmclock_base_ns(); |
d828199e MT |
2694 | } |
2695 | ||
4ba76538 | 2696 | tsc_timestamp = kvm_read_l1_tsc(v, host_tsc); |
d828199e | 2697 | |
c285545f ZA |
2698 | /* |
2699 | * We may have to catch up the TSC to match elapsed wall clock | |
2700 | * time for two reasons, even if kvmclock is used. | |
2701 | * 1) CPU could have been running below the maximum TSC rate | |
2702 | * 2) Broken TSC compensation resets the base at each VCPU | |
2703 | * entry to avoid unknown leaps of TSC even when running | |
2704 | * again on the same CPU. This may cause apparent elapsed | |
2705 | * time to disappear, and the guest to stand still or run | |
2706 | * very slowly. | |
2707 | */ | |
2708 | if (vcpu->tsc_catchup) { | |
2709 | u64 tsc = compute_guest_tsc(v, kernel_ns); | |
2710 | if (tsc > tsc_timestamp) { | |
f1e2b260 | 2711 | adjust_tsc_offset_guest(v, tsc - tsc_timestamp); |
c285545f ZA |
2712 | tsc_timestamp = tsc; |
2713 | } | |
50d0a0f9 GH |
2714 | } |
2715 | ||
18068523 GOC |
2716 | local_irq_restore(flags); |
2717 | ||
0d6dd2ff | 2718 | /* With all the info we got, fill in the values */ |
18068523 | 2719 | |
78db6a50 PB |
2720 | if (kvm_has_tsc_control) |
2721 | tgt_tsc_khz = kvm_scale_tsc(v, tgt_tsc_khz); | |
2722 | ||
2723 | if (unlikely(vcpu->hw_tsc_khz != tgt_tsc_khz)) { | |
3ae13faa | 2724 | kvm_get_time_scale(NSEC_PER_SEC, tgt_tsc_khz * 1000LL, |
5f4e3f88 ZA |
2725 | &vcpu->hv_clock.tsc_shift, |
2726 | &vcpu->hv_clock.tsc_to_system_mul); | |
78db6a50 | 2727 | vcpu->hw_tsc_khz = tgt_tsc_khz; |
8cfdc000 ZA |
2728 | } |
2729 | ||
1d5f066e | 2730 | vcpu->hv_clock.tsc_timestamp = tsc_timestamp; |
759379dd | 2731 | vcpu->hv_clock.system_time = kernel_ns + v->kvm->arch.kvmclock_offset; |
28e4639a | 2732 | vcpu->last_guest_tsc = tsc_timestamp; |
51d59c6b | 2733 | |
d828199e | 2734 | /* If the host uses TSC clocksource, then it is stable */ |
0d6dd2ff | 2735 | pvclock_flags = 0; |
d828199e MT |
2736 | if (use_master_clock) |
2737 | pvclock_flags |= PVCLOCK_TSC_STABLE_BIT; | |
2738 | ||
78c0337a MT |
2739 | vcpu->hv_clock.flags = pvclock_flags; |
2740 | ||
095cf55d PB |
2741 | if (vcpu->pv_time_enabled) |
2742 | kvm_setup_pvclock_page(v); | |
2743 | if (v == kvm_get_vcpu(v->kvm, 0)) | |
2744 | kvm_hv_setup_tsc_page(v->kvm, &vcpu->hv_clock); | |
8cfdc000 | 2745 | return 0; |
c8076604 GH |
2746 | } |
2747 | ||
0061d53d MT |
2748 | /* |
2749 | * kvmclock updates which are isolated to a given vcpu, such as | |
2750 | * vcpu->cpu migration, should not allow system_timestamp from | |
2751 | * the rest of the vcpus to remain static. Otherwise ntp frequency | |
2752 | * correction applies to one vcpu's system_timestamp but not | |
2753 | * the others. | |
2754 | * | |
2755 | * So in those cases, request a kvmclock update for all vcpus. | |
7e44e449 AJ |
2756 | * We need to rate-limit these requests though, as they can |
2757 | * considerably slow guests that have a large number of vcpus. | |
2758 | * The time for a remote vcpu to update its kvmclock is bound | |
2759 | * by the delay we use to rate-limit the updates. | |
0061d53d MT |
2760 | */ |
2761 | ||
7e44e449 AJ |
2762 | #define KVMCLOCK_UPDATE_DELAY msecs_to_jiffies(100) |
2763 | ||
2764 | static void kvmclock_update_fn(struct work_struct *work) | |
0061d53d MT |
2765 | { |
2766 | int i; | |
7e44e449 AJ |
2767 | struct delayed_work *dwork = to_delayed_work(work); |
2768 | struct kvm_arch *ka = container_of(dwork, struct kvm_arch, | |
2769 | kvmclock_update_work); | |
2770 | struct kvm *kvm = container_of(ka, struct kvm, arch); | |
0061d53d MT |
2771 | struct kvm_vcpu *vcpu; |
2772 | ||
2773 | kvm_for_each_vcpu(i, vcpu, kvm) { | |
105b21bb | 2774 | kvm_make_request(KVM_REQ_CLOCK_UPDATE, vcpu); |
0061d53d MT |
2775 | kvm_vcpu_kick(vcpu); |
2776 | } | |
2777 | } | |
2778 | ||
7e44e449 AJ |
2779 | static void kvm_gen_kvmclock_update(struct kvm_vcpu *v) |
2780 | { | |
2781 | struct kvm *kvm = v->kvm; | |
2782 | ||
105b21bb | 2783 | kvm_make_request(KVM_REQ_CLOCK_UPDATE, v); |
7e44e449 AJ |
2784 | schedule_delayed_work(&kvm->arch.kvmclock_update_work, |
2785 | KVMCLOCK_UPDATE_DELAY); | |
2786 | } | |
2787 | ||
332967a3 AJ |
2788 | #define KVMCLOCK_SYNC_PERIOD (300 * HZ) |
2789 | ||
2790 | static void kvmclock_sync_fn(struct work_struct *work) | |
2791 | { | |
2792 | struct delayed_work *dwork = to_delayed_work(work); | |
2793 | struct kvm_arch *ka = container_of(dwork, struct kvm_arch, | |
2794 | kvmclock_sync_work); | |
2795 | struct kvm *kvm = container_of(ka, struct kvm, arch); | |
2796 | ||
630994b3 MT |
2797 | if (!kvmclock_periodic_sync) |
2798 | return; | |
2799 | ||
332967a3 AJ |
2800 | schedule_delayed_work(&kvm->arch.kvmclock_update_work, 0); |
2801 | schedule_delayed_work(&kvm->arch.kvmclock_sync_work, | |
2802 | KVMCLOCK_SYNC_PERIOD); | |
2803 | } | |
2804 | ||
191c8137 BP |
2805 | /* |
2806 | * On AMD, HWCR[McStatusWrEn] controls whether setting MCi_STATUS results in #GP. | |
2807 | */ | |
2808 | static bool can_set_mci_status(struct kvm_vcpu *vcpu) | |
2809 | { | |
2810 | /* McStatusWrEn enabled? */ | |
23493d0a | 2811 | if (guest_cpuid_is_amd_or_hygon(vcpu)) |
191c8137 BP |
2812 | return !!(vcpu->arch.msr_hwcr & BIT_ULL(18)); |
2813 | ||
2814 | return false; | |
2815 | } | |
2816 | ||
9ffd986c | 2817 | static int set_msr_mce(struct kvm_vcpu *vcpu, struct msr_data *msr_info) |
15c4a640 | 2818 | { |
890ca9ae HY |
2819 | u64 mcg_cap = vcpu->arch.mcg_cap; |
2820 | unsigned bank_num = mcg_cap & 0xff; | |
9ffd986c WL |
2821 | u32 msr = msr_info->index; |
2822 | u64 data = msr_info->data; | |
890ca9ae | 2823 | |
15c4a640 | 2824 | switch (msr) { |
15c4a640 | 2825 | case MSR_IA32_MCG_STATUS: |
890ca9ae | 2826 | vcpu->arch.mcg_status = data; |
15c4a640 | 2827 | break; |
c7ac679c | 2828 | case MSR_IA32_MCG_CTL: |
44883f01 PB |
2829 | if (!(mcg_cap & MCG_CTL_P) && |
2830 | (data || !msr_info->host_initiated)) | |
890ca9ae HY |
2831 | return 1; |
2832 | if (data != 0 && data != ~(u64)0) | |
44883f01 | 2833 | return 1; |
890ca9ae HY |
2834 | vcpu->arch.mcg_ctl = data; |
2835 | break; | |
2836 | default: | |
2837 | if (msr >= MSR_IA32_MC0_CTL && | |
81760dcc | 2838 | msr < MSR_IA32_MCx_CTL(bank_num)) { |
6ec4c5ee MP |
2839 | u32 offset = array_index_nospec( |
2840 | msr - MSR_IA32_MC0_CTL, | |
2841 | MSR_IA32_MCx_CTL(bank_num) - MSR_IA32_MC0_CTL); | |
2842 | ||
114be429 AP |
2843 | /* only 0 or all 1s can be written to IA32_MCi_CTL |
2844 | * some Linux kernels though clear bit 10 in bank 4 to | |
2845 | * workaround a BIOS/GART TBL issue on AMD K8s, ignore | |
2846 | * this to avoid an uncatched #GP in the guest | |
2847 | */ | |
890ca9ae | 2848 | if ((offset & 0x3) == 0 && |
114be429 | 2849 | data != 0 && (data | (1 << 10)) != ~(u64)0) |
890ca9ae | 2850 | return -1; |
191c8137 BP |
2851 | |
2852 | /* MCi_STATUS */ | |
9ffd986c | 2853 | if (!msr_info->host_initiated && |
191c8137 BP |
2854 | (offset & 0x3) == 1 && data != 0) { |
2855 | if (!can_set_mci_status(vcpu)) | |
2856 | return -1; | |
2857 | } | |
2858 | ||
890ca9ae HY |
2859 | vcpu->arch.mce_banks[offset] = data; |
2860 | break; | |
2861 | } | |
2862 | return 1; | |
2863 | } | |
2864 | return 0; | |
2865 | } | |
2866 | ||
ffde22ac ES |
2867 | static int xen_hvm_config(struct kvm_vcpu *vcpu, u64 data) |
2868 | { | |
2869 | struct kvm *kvm = vcpu->kvm; | |
2870 | int lm = is_long_mode(vcpu); | |
2871 | u8 *blob_addr = lm ? (u8 *)(long)kvm->arch.xen_hvm_config.blob_addr_64 | |
2872 | : (u8 *)(long)kvm->arch.xen_hvm_config.blob_addr_32; | |
2873 | u8 blob_size = lm ? kvm->arch.xen_hvm_config.blob_size_64 | |
2874 | : kvm->arch.xen_hvm_config.blob_size_32; | |
2875 | u32 page_num = data & ~PAGE_MASK; | |
2876 | u64 page_addr = data & PAGE_MASK; | |
2877 | u8 *page; | |
ffde22ac | 2878 | |
ffde22ac | 2879 | if (page_num >= blob_size) |
36385ccc ML |
2880 | return 1; |
2881 | ||
ff5c2c03 | 2882 | page = memdup_user(blob_addr + (page_num * PAGE_SIZE), PAGE_SIZE); |
36385ccc ML |
2883 | if (IS_ERR(page)) |
2884 | return PTR_ERR(page); | |
2885 | ||
2886 | if (kvm_vcpu_write_guest(vcpu, page_addr, page, PAGE_SIZE)) { | |
2887 | kfree(page); | |
2888 | return 1; | |
ff5c2c03 | 2889 | } |
36385ccc | 2890 | return 0; |
ffde22ac ES |
2891 | } |
2892 | ||
2635b5c4 VK |
2893 | static inline bool kvm_pv_async_pf_enabled(struct kvm_vcpu *vcpu) |
2894 | { | |
2895 | u64 mask = KVM_ASYNC_PF_ENABLED | KVM_ASYNC_PF_DELIVERY_AS_INT; | |
2896 | ||
2897 | return (vcpu->arch.apf.msr_en_val & mask) == mask; | |
2898 | } | |
2899 | ||
344d9588 GN |
2900 | static int kvm_pv_enable_async_pf(struct kvm_vcpu *vcpu, u64 data) |
2901 | { | |
2902 | gpa_t gpa = data & ~0x3f; | |
2903 | ||
2635b5c4 VK |
2904 | /* Bits 4:5 are reserved, Should be zero */ |
2905 | if (data & 0x30) | |
344d9588 GN |
2906 | return 1; |
2907 | ||
66570e96 OU |
2908 | if (!guest_pv_has(vcpu, KVM_FEATURE_ASYNC_PF_VMEXIT) && |
2909 | (data & KVM_ASYNC_PF_DELIVERY_AS_PF_VMEXIT)) | |
2910 | return 1; | |
2911 | ||
2912 | if (!guest_pv_has(vcpu, KVM_FEATURE_ASYNC_PF_INT) && | |
2913 | (data & KVM_ASYNC_PF_DELIVERY_AS_INT)) | |
2914 | return 1; | |
2915 | ||
9d3c447c | 2916 | if (!lapic_in_kernel(vcpu)) |
d831de17 | 2917 | return data ? 1 : 0; |
9d3c447c | 2918 | |
2635b5c4 | 2919 | vcpu->arch.apf.msr_en_val = data; |
344d9588 | 2920 | |
2635b5c4 | 2921 | if (!kvm_pv_async_pf_enabled(vcpu)) { |
344d9588 GN |
2922 | kvm_clear_async_pf_completion_queue(vcpu); |
2923 | kvm_async_pf_hash_reset(vcpu); | |
2924 | return 0; | |
2925 | } | |
2926 | ||
4e335d9e | 2927 | if (kvm_gfn_to_hva_cache_init(vcpu->kvm, &vcpu->arch.apf.data, gpa, |
68fd66f1 | 2928 | sizeof(u64))) |
344d9588 GN |
2929 | return 1; |
2930 | ||
6adba527 | 2931 | vcpu->arch.apf.send_user_only = !(data & KVM_ASYNC_PF_SEND_ALWAYS); |
52a5c155 | 2932 | vcpu->arch.apf.delivery_as_pf_vmexit = data & KVM_ASYNC_PF_DELIVERY_AS_PF_VMEXIT; |
2635b5c4 | 2933 | |
344d9588 | 2934 | kvm_async_pf_wakeup_all(vcpu); |
2635b5c4 VK |
2935 | |
2936 | return 0; | |
2937 | } | |
2938 | ||
2939 | static int kvm_pv_enable_async_pf_int(struct kvm_vcpu *vcpu, u64 data) | |
2940 | { | |
2941 | /* Bits 8-63 are reserved */ | |
2942 | if (data >> 8) | |
2943 | return 1; | |
2944 | ||
2945 | if (!lapic_in_kernel(vcpu)) | |
2946 | return 1; | |
2947 | ||
2948 | vcpu->arch.apf.msr_int_val = data; | |
2949 | ||
2950 | vcpu->arch.apf.vec = data & KVM_ASYNC_PF_VEC_MASK; | |
2951 | ||
344d9588 GN |
2952 | return 0; |
2953 | } | |
2954 | ||
12f9a48f GC |
2955 | static void kvmclock_reset(struct kvm_vcpu *vcpu) |
2956 | { | |
0b79459b | 2957 | vcpu->arch.pv_time_enabled = false; |
49dedf0d | 2958 | vcpu->arch.time = 0; |
12f9a48f GC |
2959 | } |
2960 | ||
7780938c | 2961 | static void kvm_vcpu_flush_tlb_all(struct kvm_vcpu *vcpu) |
f38a7b75 WL |
2962 | { |
2963 | ++vcpu->stat.tlb_flush; | |
7780938c | 2964 | kvm_x86_ops.tlb_flush_all(vcpu); |
f38a7b75 WL |
2965 | } |
2966 | ||
0baedd79 VK |
2967 | static void kvm_vcpu_flush_tlb_guest(struct kvm_vcpu *vcpu) |
2968 | { | |
2969 | ++vcpu->stat.tlb_flush; | |
2970 | kvm_x86_ops.tlb_flush_guest(vcpu); | |
2971 | } | |
2972 | ||
c9aaa895 GC |
2973 | static void record_steal_time(struct kvm_vcpu *vcpu) |
2974 | { | |
b0431382 BO |
2975 | struct kvm_host_map map; |
2976 | struct kvm_steal_time *st; | |
2977 | ||
c9aaa895 GC |
2978 | if (!(vcpu->arch.st.msr_val & KVM_MSR_ENABLED)) |
2979 | return; | |
2980 | ||
b0431382 BO |
2981 | /* -EAGAIN is returned in atomic context so we can just return. */ |
2982 | if (kvm_map_gfn(vcpu, vcpu->arch.st.msr_val >> PAGE_SHIFT, | |
2983 | &map, &vcpu->arch.st.cache, false)) | |
c9aaa895 GC |
2984 | return; |
2985 | ||
b0431382 BO |
2986 | st = map.hva + |
2987 | offset_in_page(vcpu->arch.st.msr_val & KVM_STEAL_VALID_BITS); | |
2988 | ||
f38a7b75 WL |
2989 | /* |
2990 | * Doing a TLB flush here, on the guest's behalf, can avoid | |
2991 | * expensive IPIs. | |
2992 | */ | |
66570e96 OU |
2993 | if (guest_pv_has(vcpu, KVM_FEATURE_PV_TLB_FLUSH)) { |
2994 | trace_kvm_pv_tlb_flush(vcpu->vcpu_id, | |
2995 | st->preempted & KVM_VCPU_FLUSH_TLB); | |
2996 | if (xchg(&st->preempted, 0) & KVM_VCPU_FLUSH_TLB) | |
2997 | kvm_vcpu_flush_tlb_guest(vcpu); | |
2998 | } | |
0b9f6c46 | 2999 | |
a6bd811f | 3000 | vcpu->arch.st.preempted = 0; |
35f3fae1 | 3001 | |
b0431382 BO |
3002 | if (st->version & 1) |
3003 | st->version += 1; /* first time write, random junk */ | |
35f3fae1 | 3004 | |
b0431382 | 3005 | st->version += 1; |
35f3fae1 WL |
3006 | |
3007 | smp_wmb(); | |
3008 | ||
b0431382 | 3009 | st->steal += current->sched_info.run_delay - |
c54cdf14 LC |
3010 | vcpu->arch.st.last_steal; |
3011 | vcpu->arch.st.last_steal = current->sched_info.run_delay; | |
35f3fae1 | 3012 | |
35f3fae1 WL |
3013 | smp_wmb(); |
3014 | ||
b0431382 | 3015 | st->version += 1; |
c9aaa895 | 3016 | |
b0431382 | 3017 | kvm_unmap_gfn(vcpu, &map, &vcpu->arch.st.cache, true, false); |
c9aaa895 GC |
3018 | } |
3019 | ||
8fe8ab46 | 3020 | int kvm_set_msr_common(struct kvm_vcpu *vcpu, struct msr_data *msr_info) |
15c4a640 | 3021 | { |
5753785f | 3022 | bool pr = false; |
8fe8ab46 WA |
3023 | u32 msr = msr_info->index; |
3024 | u64 data = msr_info->data; | |
5753785f | 3025 | |
15c4a640 | 3026 | switch (msr) { |
2e32b719 | 3027 | case MSR_AMD64_NB_CFG: |
2e32b719 BP |
3028 | case MSR_IA32_UCODE_WRITE: |
3029 | case MSR_VM_HSAVE_PA: | |
3030 | case MSR_AMD64_PATCH_LOADER: | |
3031 | case MSR_AMD64_BU_CFG2: | |
405a353a | 3032 | case MSR_AMD64_DC_CFG: |
0e1b869f | 3033 | case MSR_F15H_EX_CFG: |
2e32b719 BP |
3034 | break; |
3035 | ||
518e7b94 WL |
3036 | case MSR_IA32_UCODE_REV: |
3037 | if (msr_info->host_initiated) | |
3038 | vcpu->arch.microcode_version = data; | |
3039 | break; | |
0cf9135b SC |
3040 | case MSR_IA32_ARCH_CAPABILITIES: |
3041 | if (!msr_info->host_initiated) | |
3042 | return 1; | |
3043 | vcpu->arch.arch_capabilities = data; | |
3044 | break; | |
d574c539 VK |
3045 | case MSR_IA32_PERF_CAPABILITIES: { |
3046 | struct kvm_msr_entry msr_ent = {.index = msr, .data = 0}; | |
3047 | ||
3048 | if (!msr_info->host_initiated) | |
3049 | return 1; | |
3050 | if (guest_cpuid_has(vcpu, X86_FEATURE_PDCM) && kvm_get_msr_feature(&msr_ent)) | |
3051 | return 1; | |
3052 | if (data & ~msr_ent.data) | |
3053 | return 1; | |
3054 | ||
3055 | vcpu->arch.perf_capabilities = data; | |
3056 | ||
3057 | return 0; | |
3058 | } | |
15c4a640 | 3059 | case MSR_EFER: |
11988499 | 3060 | return set_efer(vcpu, msr_info); |
8f1589d9 AP |
3061 | case MSR_K7_HWCR: |
3062 | data &= ~(u64)0x40; /* ignore flush filter disable */ | |
82494028 | 3063 | data &= ~(u64)0x100; /* ignore ignne emulation enable */ |
a223c313 | 3064 | data &= ~(u64)0x8; /* ignore TLB cache disable */ |
191c8137 BP |
3065 | |
3066 | /* Handle McStatusWrEn */ | |
3067 | if (data == BIT_ULL(18)) { | |
3068 | vcpu->arch.msr_hwcr = data; | |
3069 | } else if (data != 0) { | |
a737f256 CD |
3070 | vcpu_unimpl(vcpu, "unimplemented HWCR wrmsr: 0x%llx\n", |
3071 | data); | |
8f1589d9 AP |
3072 | return 1; |
3073 | } | |
15c4a640 | 3074 | break; |
f7c6d140 AP |
3075 | case MSR_FAM10H_MMIO_CONF_BASE: |
3076 | if (data != 0) { | |
a737f256 CD |
3077 | vcpu_unimpl(vcpu, "unimplemented MMIO_CONF_BASE wrmsr: " |
3078 | "0x%llx\n", data); | |
f7c6d140 AP |
3079 | return 1; |
3080 | } | |
15c4a640 | 3081 | break; |
9ba075a6 | 3082 | case 0x200 ... 0x2ff: |
ff53604b | 3083 | return kvm_mtrr_set_msr(vcpu, msr, data); |
15c4a640 | 3084 | case MSR_IA32_APICBASE: |
58cb628d | 3085 | return kvm_set_apic_base(vcpu, msr_info); |
bf10bd0b | 3086 | case APIC_BASE_MSR ... APIC_BASE_MSR + 0xff: |
0105d1a5 | 3087 | return kvm_x2apic_msr_write(vcpu, msr, data); |
a3e06bbe LJ |
3088 | case MSR_IA32_TSCDEADLINE: |
3089 | kvm_set_lapic_tscdeadline_msr(vcpu, data); | |
3090 | break; | |
ba904635 | 3091 | case MSR_IA32_TSC_ADJUST: |
d6321d49 | 3092 | if (guest_cpuid_has(vcpu, X86_FEATURE_TSC_ADJUST)) { |
ba904635 | 3093 | if (!msr_info->host_initiated) { |
d913b904 | 3094 | s64 adj = data - vcpu->arch.ia32_tsc_adjust_msr; |
d7add054 | 3095 | adjust_tsc_offset_guest(vcpu, adj); |
ba904635 WA |
3096 | } |
3097 | vcpu->arch.ia32_tsc_adjust_msr = data; | |
3098 | } | |
3099 | break; | |
15c4a640 | 3100 | case MSR_IA32_MISC_ENABLE: |
511a8556 WL |
3101 | if (!kvm_check_has_quirk(vcpu->kvm, KVM_X86_QUIRK_MISC_ENABLE_NO_MWAIT) && |
3102 | ((vcpu->arch.ia32_misc_enable_msr ^ data) & MSR_IA32_MISC_ENABLE_MWAIT)) { | |
3103 | if (!guest_cpuid_has(vcpu, X86_FEATURE_XMM3)) | |
3104 | return 1; | |
3105 | vcpu->arch.ia32_misc_enable_msr = data; | |
aedbaf4f | 3106 | kvm_update_cpuid_runtime(vcpu); |
511a8556 WL |
3107 | } else { |
3108 | vcpu->arch.ia32_misc_enable_msr = data; | |
3109 | } | |
15c4a640 | 3110 | break; |
64d60670 PB |
3111 | case MSR_IA32_SMBASE: |
3112 | if (!msr_info->host_initiated) | |
3113 | return 1; | |
3114 | vcpu->arch.smbase = data; | |
3115 | break; | |
73f624f4 PB |
3116 | case MSR_IA32_POWER_CTL: |
3117 | vcpu->arch.msr_ia32_power_ctl = data; | |
3118 | break; | |
dd259935 | 3119 | case MSR_IA32_TSC: |
0c899c25 PB |
3120 | if (msr_info->host_initiated) { |
3121 | kvm_synchronize_tsc(vcpu, data); | |
3122 | } else { | |
3123 | u64 adj = kvm_compute_tsc_offset(vcpu, data) - vcpu->arch.l1_tsc_offset; | |
3124 | adjust_tsc_offset_guest(vcpu, adj); | |
3125 | vcpu->arch.ia32_tsc_adjust_msr += adj; | |
3126 | } | |
dd259935 | 3127 | break; |
864e2ab2 AL |
3128 | case MSR_IA32_XSS: |
3129 | if (!msr_info->host_initiated && | |
3130 | !guest_cpuid_has(vcpu, X86_FEATURE_XSAVES)) | |
3131 | return 1; | |
3132 | /* | |
a1bead2a SC |
3133 | * KVM supports exposing PT to the guest, but does not support |
3134 | * IA32_XSS[bit 8]. Guests have to use RDMSR/WRMSR rather than | |
3135 | * XSAVES/XRSTORS to save/restore PT MSRs. | |
864e2ab2 | 3136 | */ |
408e9a31 | 3137 | if (data & ~supported_xss) |
864e2ab2 AL |
3138 | return 1; |
3139 | vcpu->arch.ia32_xss = data; | |
3140 | break; | |
52797bf9 LA |
3141 | case MSR_SMI_COUNT: |
3142 | if (!msr_info->host_initiated) | |
3143 | return 1; | |
3144 | vcpu->arch.smi_count = data; | |
3145 | break; | |
11c6bffa | 3146 | case MSR_KVM_WALL_CLOCK_NEW: |
66570e96 OU |
3147 | if (!guest_pv_has(vcpu, KVM_FEATURE_CLOCKSOURCE2)) |
3148 | return 1; | |
3149 | ||
3150 | kvm_write_wall_clock(vcpu->kvm, data); | |
3151 | break; | |
18068523 | 3152 | case MSR_KVM_WALL_CLOCK: |
66570e96 OU |
3153 | if (!guest_pv_has(vcpu, KVM_FEATURE_CLOCKSOURCE)) |
3154 | return 1; | |
3155 | ||
18068523 GOC |
3156 | kvm_write_wall_clock(vcpu->kvm, data); |
3157 | break; | |
11c6bffa | 3158 | case MSR_KVM_SYSTEM_TIME_NEW: |
66570e96 OU |
3159 | if (!guest_pv_has(vcpu, KVM_FEATURE_CLOCKSOURCE2)) |
3160 | return 1; | |
3161 | ||
5b9bb0eb OU |
3162 | kvm_write_system_time(vcpu, data, false, msr_info->host_initiated); |
3163 | break; | |
3164 | case MSR_KVM_SYSTEM_TIME: | |
66570e96 OU |
3165 | if (!guest_pv_has(vcpu, KVM_FEATURE_CLOCKSOURCE)) |
3166 | return 1; | |
3167 | ||
3168 | kvm_write_system_time(vcpu, data, true, msr_info->host_initiated); | |
18068523 | 3169 | break; |
344d9588 | 3170 | case MSR_KVM_ASYNC_PF_EN: |
66570e96 OU |
3171 | if (!guest_pv_has(vcpu, KVM_FEATURE_ASYNC_PF)) |
3172 | return 1; | |
3173 | ||
344d9588 GN |
3174 | if (kvm_pv_enable_async_pf(vcpu, data)) |
3175 | return 1; | |
3176 | break; | |
2635b5c4 | 3177 | case MSR_KVM_ASYNC_PF_INT: |
66570e96 OU |
3178 | if (!guest_pv_has(vcpu, KVM_FEATURE_ASYNC_PF_INT)) |
3179 | return 1; | |
3180 | ||
2635b5c4 VK |
3181 | if (kvm_pv_enable_async_pf_int(vcpu, data)) |
3182 | return 1; | |
3183 | break; | |
557a961a | 3184 | case MSR_KVM_ASYNC_PF_ACK: |
66570e96 OU |
3185 | if (!guest_pv_has(vcpu, KVM_FEATURE_ASYNC_PF)) |
3186 | return 1; | |
557a961a VK |
3187 | if (data & 0x1) { |
3188 | vcpu->arch.apf.pageready_pending = false; | |
3189 | kvm_check_async_pf_completion(vcpu); | |
3190 | } | |
3191 | break; | |
c9aaa895 | 3192 | case MSR_KVM_STEAL_TIME: |
66570e96 OU |
3193 | if (!guest_pv_has(vcpu, KVM_FEATURE_STEAL_TIME)) |
3194 | return 1; | |
c9aaa895 GC |
3195 | |
3196 | if (unlikely(!sched_info_on())) | |
3197 | return 1; | |
3198 | ||
3199 | if (data & KVM_STEAL_RESERVED_MASK) | |
3200 | return 1; | |
3201 | ||
c9aaa895 GC |
3202 | vcpu->arch.st.msr_val = data; |
3203 | ||
3204 | if (!(data & KVM_MSR_ENABLED)) | |
3205 | break; | |
3206 | ||
c9aaa895 GC |
3207 | kvm_make_request(KVM_REQ_STEAL_UPDATE, vcpu); |
3208 | ||
3209 | break; | |
ae7a2a3f | 3210 | case MSR_KVM_PV_EOI_EN: |
66570e96 OU |
3211 | if (!guest_pv_has(vcpu, KVM_FEATURE_PV_EOI)) |
3212 | return 1; | |
3213 | ||
72bbf935 | 3214 | if (kvm_lapic_enable_pv_eoi(vcpu, data, sizeof(u8))) |
ae7a2a3f MT |
3215 | return 1; |
3216 | break; | |
c9aaa895 | 3217 | |
2d5ba19b | 3218 | case MSR_KVM_POLL_CONTROL: |
66570e96 OU |
3219 | if (!guest_pv_has(vcpu, KVM_FEATURE_POLL_CONTROL)) |
3220 | return 1; | |
3221 | ||
2d5ba19b MT |
3222 | /* only enable bit supported */ |
3223 | if (data & (-1ULL << 1)) | |
3224 | return 1; | |
3225 | ||
3226 | vcpu->arch.msr_kvm_poll_control = data; | |
3227 | break; | |
3228 | ||
890ca9ae HY |
3229 | case MSR_IA32_MCG_CTL: |
3230 | case MSR_IA32_MCG_STATUS: | |
81760dcc | 3231 | case MSR_IA32_MC0_CTL ... MSR_IA32_MCx_CTL(KVM_MAX_MCE_BANKS) - 1: |
9ffd986c | 3232 | return set_msr_mce(vcpu, msr_info); |
71db6023 | 3233 | |
6912ac32 WH |
3234 | case MSR_K7_PERFCTR0 ... MSR_K7_PERFCTR3: |
3235 | case MSR_P6_PERFCTR0 ... MSR_P6_PERFCTR1: | |
df561f66 GS |
3236 | pr = true; |
3237 | fallthrough; | |
6912ac32 WH |
3238 | case MSR_K7_EVNTSEL0 ... MSR_K7_EVNTSEL3: |
3239 | case MSR_P6_EVNTSEL0 ... MSR_P6_EVNTSEL1: | |
c6702c9d | 3240 | if (kvm_pmu_is_valid_msr(vcpu, msr)) |
afd80d85 | 3241 | return kvm_pmu_set_msr(vcpu, msr_info); |
5753785f GN |
3242 | |
3243 | if (pr || data != 0) | |
a737f256 CD |
3244 | vcpu_unimpl(vcpu, "disabled perfctr wrmsr: " |
3245 | "0x%x data 0x%llx\n", msr, data); | |
5753785f | 3246 | break; |
84e0cefa JS |
3247 | case MSR_K7_CLK_CTL: |
3248 | /* | |
3249 | * Ignore all writes to this no longer documented MSR. | |
3250 | * Writes are only relevant for old K7 processors, | |
3251 | * all pre-dating SVM, but a recommended workaround from | |
4a969980 | 3252 | * AMD for these chips. It is possible to specify the |
84e0cefa JS |
3253 | * affected processor models on the command line, hence |
3254 | * the need to ignore the workaround. | |
3255 | */ | |
3256 | break; | |
55cd8e5a | 3257 | case HV_X64_MSR_GUEST_OS_ID ... HV_X64_MSR_SINT15: |
f97f5a56 JD |
3258 | case HV_X64_MSR_SYNDBG_CONTROL ... HV_X64_MSR_SYNDBG_PENDING_BUFFER: |
3259 | case HV_X64_MSR_SYNDBG_OPTIONS: | |
e7d9513b AS |
3260 | case HV_X64_MSR_CRASH_P0 ... HV_X64_MSR_CRASH_P4: |
3261 | case HV_X64_MSR_CRASH_CTL: | |
1f4b34f8 | 3262 | case HV_X64_MSR_STIMER0_CONFIG ... HV_X64_MSR_STIMER3_COUNT: |
a2e164e7 VK |
3263 | case HV_X64_MSR_REENLIGHTENMENT_CONTROL: |
3264 | case HV_X64_MSR_TSC_EMULATION_CONTROL: | |
3265 | case HV_X64_MSR_TSC_EMULATION_STATUS: | |
e7d9513b AS |
3266 | return kvm_hv_set_msr_common(vcpu, msr, data, |
3267 | msr_info->host_initiated); | |
91c9c3ed | 3268 | case MSR_IA32_BBL_CR_CTL3: |
3269 | /* Drop writes to this legacy MSR -- see rdmsr | |
3270 | * counterpart for further detail. | |
3271 | */ | |
fab0aa3b EM |
3272 | if (report_ignored_msrs) |
3273 | vcpu_unimpl(vcpu, "ignored wrmsr: 0x%x data 0x%llx\n", | |
3274 | msr, data); | |
91c9c3ed | 3275 | break; |
2b036c6b | 3276 | case MSR_AMD64_OSVW_ID_LENGTH: |
d6321d49 | 3277 | if (!guest_cpuid_has(vcpu, X86_FEATURE_OSVW)) |
2b036c6b BO |
3278 | return 1; |
3279 | vcpu->arch.osvw.length = data; | |
3280 | break; | |
3281 | case MSR_AMD64_OSVW_STATUS: | |
d6321d49 | 3282 | if (!guest_cpuid_has(vcpu, X86_FEATURE_OSVW)) |
2b036c6b BO |
3283 | return 1; |
3284 | vcpu->arch.osvw.status = data; | |
3285 | break; | |
db2336a8 KH |
3286 | case MSR_PLATFORM_INFO: |
3287 | if (!msr_info->host_initiated || | |
db2336a8 KH |
3288 | (!(data & MSR_PLATFORM_INFO_CPUID_FAULT) && |
3289 | cpuid_fault_enabled(vcpu))) | |
3290 | return 1; | |
3291 | vcpu->arch.msr_platform_info = data; | |
3292 | break; | |
3293 | case MSR_MISC_FEATURES_ENABLES: | |
3294 | if (data & ~MSR_MISC_FEATURES_ENABLES_CPUID_FAULT || | |
3295 | (data & MSR_MISC_FEATURES_ENABLES_CPUID_FAULT && | |
3296 | !supports_cpuid_fault(vcpu))) | |
3297 | return 1; | |
3298 | vcpu->arch.msr_misc_features_enables = data; | |
3299 | break; | |
15c4a640 | 3300 | default: |
ffde22ac ES |
3301 | if (msr && (msr == vcpu->kvm->arch.xen_hvm_config.msr)) |
3302 | return xen_hvm_config(vcpu, data); | |
c6702c9d | 3303 | if (kvm_pmu_is_valid_msr(vcpu, msr)) |
afd80d85 | 3304 | return kvm_pmu_set_msr(vcpu, msr_info); |
6abe9c13 | 3305 | return KVM_MSR_RET_INVALID; |
15c4a640 CO |
3306 | } |
3307 | return 0; | |
3308 | } | |
3309 | EXPORT_SYMBOL_GPL(kvm_set_msr_common); | |
3310 | ||
44883f01 | 3311 | static int get_msr_mce(struct kvm_vcpu *vcpu, u32 msr, u64 *pdata, bool host) |
15c4a640 CO |
3312 | { |
3313 | u64 data; | |
890ca9ae HY |
3314 | u64 mcg_cap = vcpu->arch.mcg_cap; |
3315 | unsigned bank_num = mcg_cap & 0xff; | |
15c4a640 CO |
3316 | |
3317 | switch (msr) { | |
15c4a640 CO |
3318 | case MSR_IA32_P5_MC_ADDR: |
3319 | case MSR_IA32_P5_MC_TYPE: | |
890ca9ae HY |
3320 | data = 0; |
3321 | break; | |
15c4a640 | 3322 | case MSR_IA32_MCG_CAP: |
890ca9ae HY |
3323 | data = vcpu->arch.mcg_cap; |
3324 | break; | |
c7ac679c | 3325 | case MSR_IA32_MCG_CTL: |
44883f01 | 3326 | if (!(mcg_cap & MCG_CTL_P) && !host) |
890ca9ae HY |
3327 | return 1; |
3328 | data = vcpu->arch.mcg_ctl; | |
3329 | break; | |
3330 | case MSR_IA32_MCG_STATUS: | |
3331 | data = vcpu->arch.mcg_status; | |
3332 | break; | |
3333 | default: | |
3334 | if (msr >= MSR_IA32_MC0_CTL && | |
81760dcc | 3335 | msr < MSR_IA32_MCx_CTL(bank_num)) { |
6ec4c5ee MP |
3336 | u32 offset = array_index_nospec( |
3337 | msr - MSR_IA32_MC0_CTL, | |
3338 | MSR_IA32_MCx_CTL(bank_num) - MSR_IA32_MC0_CTL); | |
3339 | ||
890ca9ae HY |
3340 | data = vcpu->arch.mce_banks[offset]; |
3341 | break; | |
3342 | } | |
3343 | return 1; | |
3344 | } | |
3345 | *pdata = data; | |
3346 | return 0; | |
3347 | } | |
3348 | ||
609e36d3 | 3349 | int kvm_get_msr_common(struct kvm_vcpu *vcpu, struct msr_data *msr_info) |
890ca9ae | 3350 | { |
609e36d3 | 3351 | switch (msr_info->index) { |
890ca9ae | 3352 | case MSR_IA32_PLATFORM_ID: |
15c4a640 | 3353 | case MSR_IA32_EBL_CR_POWERON: |
b5e2fec0 AG |
3354 | case MSR_IA32_LASTBRANCHFROMIP: |
3355 | case MSR_IA32_LASTBRANCHTOIP: | |
3356 | case MSR_IA32_LASTINTFROMIP: | |
3357 | case MSR_IA32_LASTINTTOIP: | |
60af2ecd | 3358 | case MSR_K8_SYSCFG: |
3afb1121 PB |
3359 | case MSR_K8_TSEG_ADDR: |
3360 | case MSR_K8_TSEG_MASK: | |
61a6bd67 | 3361 | case MSR_VM_HSAVE_PA: |
1fdbd48c | 3362 | case MSR_K8_INT_PENDING_MSG: |
c323c0e5 | 3363 | case MSR_AMD64_NB_CFG: |
f7c6d140 | 3364 | case MSR_FAM10H_MMIO_CONF_BASE: |
2e32b719 | 3365 | case MSR_AMD64_BU_CFG2: |
0c2df2a1 | 3366 | case MSR_IA32_PERF_CTL: |
405a353a | 3367 | case MSR_AMD64_DC_CFG: |
0e1b869f | 3368 | case MSR_F15H_EX_CFG: |
2ca1a06a VS |
3369 | /* |
3370 | * Intel Sandy Bridge CPUs must support the RAPL (running average power | |
3371 | * limit) MSRs. Just return 0, as we do not want to expose the host | |
3372 | * data here. Do not conditionalize this on CPUID, as KVM does not do | |
3373 | * so for existing CPU-specific MSRs. | |
3374 | */ | |
3375 | case MSR_RAPL_POWER_UNIT: | |
3376 | case MSR_PP0_ENERGY_STATUS: /* Power plane 0 (core) */ | |
3377 | case MSR_PP1_ENERGY_STATUS: /* Power plane 1 (graphics uncore) */ | |
3378 | case MSR_PKG_ENERGY_STATUS: /* Total package */ | |
3379 | case MSR_DRAM_ENERGY_STATUS: /* DRAM controller */ | |
609e36d3 | 3380 | msr_info->data = 0; |
15c4a640 | 3381 | break; |
c51eb52b | 3382 | case MSR_F15H_PERF_CTL0 ... MSR_F15H_PERF_CTR5: |
6912ac32 WH |
3383 | case MSR_K7_EVNTSEL0 ... MSR_K7_EVNTSEL3: |
3384 | case MSR_K7_PERFCTR0 ... MSR_K7_PERFCTR3: | |
3385 | case MSR_P6_PERFCTR0 ... MSR_P6_PERFCTR1: | |
3386 | case MSR_P6_EVNTSEL0 ... MSR_P6_EVNTSEL1: | |
c6702c9d | 3387 | if (kvm_pmu_is_valid_msr(vcpu, msr_info->index)) |
cbd71758 | 3388 | return kvm_pmu_get_msr(vcpu, msr_info); |
609e36d3 | 3389 | msr_info->data = 0; |
5753785f | 3390 | break; |
742bc670 | 3391 | case MSR_IA32_UCODE_REV: |
518e7b94 | 3392 | msr_info->data = vcpu->arch.microcode_version; |
742bc670 | 3393 | break; |
0cf9135b SC |
3394 | case MSR_IA32_ARCH_CAPABILITIES: |
3395 | if (!msr_info->host_initiated && | |
3396 | !guest_cpuid_has(vcpu, X86_FEATURE_ARCH_CAPABILITIES)) | |
3397 | return 1; | |
3398 | msr_info->data = vcpu->arch.arch_capabilities; | |
3399 | break; | |
d574c539 VK |
3400 | case MSR_IA32_PERF_CAPABILITIES: |
3401 | if (!msr_info->host_initiated && | |
3402 | !guest_cpuid_has(vcpu, X86_FEATURE_PDCM)) | |
3403 | return 1; | |
3404 | msr_info->data = vcpu->arch.perf_capabilities; | |
3405 | break; | |
73f624f4 PB |
3406 | case MSR_IA32_POWER_CTL: |
3407 | msr_info->data = vcpu->arch.msr_ia32_power_ctl; | |
3408 | break; | |
cc5b54dd ML |
3409 | case MSR_IA32_TSC: { |
3410 | /* | |
3411 | * Intel SDM states that MSR_IA32_TSC read adds the TSC offset | |
3412 | * even when not intercepted. AMD manual doesn't explicitly | |
3413 | * state this but appears to behave the same. | |
3414 | * | |
ee6fa053 | 3415 | * On userspace reads and writes, however, we unconditionally |
c0623f5e | 3416 | * return L1's TSC value to ensure backwards-compatible |
ee6fa053 | 3417 | * behavior for migration. |
cc5b54dd ML |
3418 | */ |
3419 | u64 tsc_offset = msr_info->host_initiated ? vcpu->arch.l1_tsc_offset : | |
3420 | vcpu->arch.tsc_offset; | |
3421 | ||
3422 | msr_info->data = kvm_scale_tsc(vcpu, rdtsc()) + tsc_offset; | |
dd259935 | 3423 | break; |
cc5b54dd | 3424 | } |
9ba075a6 | 3425 | case MSR_MTRRcap: |
9ba075a6 | 3426 | case 0x200 ... 0x2ff: |
ff53604b | 3427 | return kvm_mtrr_get_msr(vcpu, msr_info->index, &msr_info->data); |
15c4a640 | 3428 | case 0xcd: /* fsb frequency */ |
609e36d3 | 3429 | msr_info->data = 3; |
15c4a640 | 3430 | break; |
7b914098 JS |
3431 | /* |
3432 | * MSR_EBC_FREQUENCY_ID | |
3433 | * Conservative value valid for even the basic CPU models. | |
3434 | * Models 0,1: 000 in bits 23:21 indicating a bus speed of | |
3435 | * 100MHz, model 2 000 in bits 18:16 indicating 100MHz, | |
3436 | * and 266MHz for model 3, or 4. Set Core Clock | |
3437 | * Frequency to System Bus Frequency Ratio to 1 (bits | |
3438 | * 31:24) even though these are only valid for CPU | |
3439 | * models > 2, however guests may end up dividing or | |
3440 | * multiplying by zero otherwise. | |
3441 | */ | |
3442 | case MSR_EBC_FREQUENCY_ID: | |
609e36d3 | 3443 | msr_info->data = 1 << 24; |
7b914098 | 3444 | break; |
15c4a640 | 3445 | case MSR_IA32_APICBASE: |
609e36d3 | 3446 | msr_info->data = kvm_get_apic_base(vcpu); |
15c4a640 | 3447 | break; |
bf10bd0b | 3448 | case APIC_BASE_MSR ... APIC_BASE_MSR + 0xff: |
609e36d3 | 3449 | return kvm_x2apic_msr_read(vcpu, msr_info->index, &msr_info->data); |
a3e06bbe | 3450 | case MSR_IA32_TSCDEADLINE: |
609e36d3 | 3451 | msr_info->data = kvm_get_lapic_tscdeadline_msr(vcpu); |
a3e06bbe | 3452 | break; |
ba904635 | 3453 | case MSR_IA32_TSC_ADJUST: |
609e36d3 | 3454 | msr_info->data = (u64)vcpu->arch.ia32_tsc_adjust_msr; |
ba904635 | 3455 | break; |
15c4a640 | 3456 | case MSR_IA32_MISC_ENABLE: |
609e36d3 | 3457 | msr_info->data = vcpu->arch.ia32_misc_enable_msr; |
15c4a640 | 3458 | break; |
64d60670 PB |
3459 | case MSR_IA32_SMBASE: |
3460 | if (!msr_info->host_initiated) | |
3461 | return 1; | |
3462 | msr_info->data = vcpu->arch.smbase; | |
15c4a640 | 3463 | break; |
52797bf9 LA |
3464 | case MSR_SMI_COUNT: |
3465 | msr_info->data = vcpu->arch.smi_count; | |
3466 | break; | |
847f0ad8 AG |
3467 | case MSR_IA32_PERF_STATUS: |
3468 | /* TSC increment by tick */ | |
609e36d3 | 3469 | msr_info->data = 1000ULL; |
847f0ad8 | 3470 | /* CPU multiplier */ |
b0996ae4 | 3471 | msr_info->data |= (((uint64_t)4ULL) << 40); |
847f0ad8 | 3472 | break; |
15c4a640 | 3473 | case MSR_EFER: |
609e36d3 | 3474 | msr_info->data = vcpu->arch.efer; |
15c4a640 | 3475 | break; |
18068523 | 3476 | case MSR_KVM_WALL_CLOCK: |
1930e5dd OU |
3477 | if (!guest_pv_has(vcpu, KVM_FEATURE_CLOCKSOURCE)) |
3478 | return 1; | |
3479 | ||
3480 | msr_info->data = vcpu->kvm->arch.wall_clock; | |
3481 | break; | |
11c6bffa | 3482 | case MSR_KVM_WALL_CLOCK_NEW: |
1930e5dd OU |
3483 | if (!guest_pv_has(vcpu, KVM_FEATURE_CLOCKSOURCE2)) |
3484 | return 1; | |
3485 | ||
609e36d3 | 3486 | msr_info->data = vcpu->kvm->arch.wall_clock; |
18068523 GOC |
3487 | break; |
3488 | case MSR_KVM_SYSTEM_TIME: | |
1930e5dd OU |
3489 | if (!guest_pv_has(vcpu, KVM_FEATURE_CLOCKSOURCE)) |
3490 | return 1; | |
3491 | ||
3492 | msr_info->data = vcpu->arch.time; | |
3493 | break; | |
11c6bffa | 3494 | case MSR_KVM_SYSTEM_TIME_NEW: |
1930e5dd OU |
3495 | if (!guest_pv_has(vcpu, KVM_FEATURE_CLOCKSOURCE2)) |
3496 | return 1; | |
3497 | ||
609e36d3 | 3498 | msr_info->data = vcpu->arch.time; |
18068523 | 3499 | break; |
344d9588 | 3500 | case MSR_KVM_ASYNC_PF_EN: |
1930e5dd OU |
3501 | if (!guest_pv_has(vcpu, KVM_FEATURE_ASYNC_PF)) |
3502 | return 1; | |
3503 | ||
2635b5c4 VK |
3504 | msr_info->data = vcpu->arch.apf.msr_en_val; |
3505 | break; | |
3506 | case MSR_KVM_ASYNC_PF_INT: | |
1930e5dd OU |
3507 | if (!guest_pv_has(vcpu, KVM_FEATURE_ASYNC_PF_INT)) |
3508 | return 1; | |
3509 | ||
2635b5c4 | 3510 | msr_info->data = vcpu->arch.apf.msr_int_val; |
344d9588 | 3511 | break; |
557a961a | 3512 | case MSR_KVM_ASYNC_PF_ACK: |
1930e5dd OU |
3513 | if (!guest_pv_has(vcpu, KVM_FEATURE_ASYNC_PF)) |
3514 | return 1; | |
3515 | ||
557a961a VK |
3516 | msr_info->data = 0; |
3517 | break; | |
c9aaa895 | 3518 | case MSR_KVM_STEAL_TIME: |
1930e5dd OU |
3519 | if (!guest_pv_has(vcpu, KVM_FEATURE_STEAL_TIME)) |
3520 | return 1; | |
3521 | ||
609e36d3 | 3522 | msr_info->data = vcpu->arch.st.msr_val; |
c9aaa895 | 3523 | break; |
1d92128f | 3524 | case MSR_KVM_PV_EOI_EN: |
1930e5dd OU |
3525 | if (!guest_pv_has(vcpu, KVM_FEATURE_PV_EOI)) |
3526 | return 1; | |
3527 | ||
609e36d3 | 3528 | msr_info->data = vcpu->arch.pv_eoi.msr_val; |
1d92128f | 3529 | break; |
2d5ba19b | 3530 | case MSR_KVM_POLL_CONTROL: |
1930e5dd OU |
3531 | if (!guest_pv_has(vcpu, KVM_FEATURE_POLL_CONTROL)) |
3532 | return 1; | |
3533 | ||
2d5ba19b MT |
3534 | msr_info->data = vcpu->arch.msr_kvm_poll_control; |
3535 | break; | |
890ca9ae HY |
3536 | case MSR_IA32_P5_MC_ADDR: |
3537 | case MSR_IA32_P5_MC_TYPE: | |
3538 | case MSR_IA32_MCG_CAP: | |
3539 | case MSR_IA32_MCG_CTL: | |
3540 | case MSR_IA32_MCG_STATUS: | |
81760dcc | 3541 | case MSR_IA32_MC0_CTL ... MSR_IA32_MCx_CTL(KVM_MAX_MCE_BANKS) - 1: |
44883f01 PB |
3542 | return get_msr_mce(vcpu, msr_info->index, &msr_info->data, |
3543 | msr_info->host_initiated); | |
864e2ab2 AL |
3544 | case MSR_IA32_XSS: |
3545 | if (!msr_info->host_initiated && | |
3546 | !guest_cpuid_has(vcpu, X86_FEATURE_XSAVES)) | |
3547 | return 1; | |
3548 | msr_info->data = vcpu->arch.ia32_xss; | |
3549 | break; | |
84e0cefa JS |
3550 | case MSR_K7_CLK_CTL: |
3551 | /* | |
3552 | * Provide expected ramp-up count for K7. All other | |
3553 | * are set to zero, indicating minimum divisors for | |
3554 | * every field. | |
3555 | * | |
3556 | * This prevents guest kernels on AMD host with CPU | |
3557 | * type 6, model 8 and higher from exploding due to | |
3558 | * the rdmsr failing. | |
3559 | */ | |
609e36d3 | 3560 | msr_info->data = 0x20000000; |
84e0cefa | 3561 | break; |
55cd8e5a | 3562 | case HV_X64_MSR_GUEST_OS_ID ... HV_X64_MSR_SINT15: |
f97f5a56 JD |
3563 | case HV_X64_MSR_SYNDBG_CONTROL ... HV_X64_MSR_SYNDBG_PENDING_BUFFER: |
3564 | case HV_X64_MSR_SYNDBG_OPTIONS: | |
e7d9513b AS |
3565 | case HV_X64_MSR_CRASH_P0 ... HV_X64_MSR_CRASH_P4: |
3566 | case HV_X64_MSR_CRASH_CTL: | |
1f4b34f8 | 3567 | case HV_X64_MSR_STIMER0_CONFIG ... HV_X64_MSR_STIMER3_COUNT: |
a2e164e7 VK |
3568 | case HV_X64_MSR_REENLIGHTENMENT_CONTROL: |
3569 | case HV_X64_MSR_TSC_EMULATION_CONTROL: | |
3570 | case HV_X64_MSR_TSC_EMULATION_STATUS: | |
e83d5887 | 3571 | return kvm_hv_get_msr_common(vcpu, |
44883f01 PB |
3572 | msr_info->index, &msr_info->data, |
3573 | msr_info->host_initiated); | |
91c9c3ed | 3574 | case MSR_IA32_BBL_CR_CTL3: |
3575 | /* This legacy MSR exists but isn't fully documented in current | |
3576 | * silicon. It is however accessed by winxp in very narrow | |
3577 | * scenarios where it sets bit #19, itself documented as | |
3578 | * a "reserved" bit. Best effort attempt to source coherent | |
3579 | * read data here should the balance of the register be | |
3580 | * interpreted by the guest: | |
3581 | * | |
3582 | * L2 cache control register 3: 64GB range, 256KB size, | |
3583 | * enabled, latency 0x1, configured | |
3584 | */ | |
609e36d3 | 3585 | msr_info->data = 0xbe702111; |
91c9c3ed | 3586 | break; |
2b036c6b | 3587 | case MSR_AMD64_OSVW_ID_LENGTH: |
d6321d49 | 3588 | if (!guest_cpuid_has(vcpu, X86_FEATURE_OSVW)) |
2b036c6b | 3589 | return 1; |
609e36d3 | 3590 | msr_info->data = vcpu->arch.osvw.length; |
2b036c6b BO |
3591 | break; |
3592 | case MSR_AMD64_OSVW_STATUS: | |
d6321d49 | 3593 | if (!guest_cpuid_has(vcpu, X86_FEATURE_OSVW)) |
2b036c6b | 3594 | return 1; |
609e36d3 | 3595 | msr_info->data = vcpu->arch.osvw.status; |
2b036c6b | 3596 | break; |
db2336a8 | 3597 | case MSR_PLATFORM_INFO: |
6fbbde9a DS |
3598 | if (!msr_info->host_initiated && |
3599 | !vcpu->kvm->arch.guest_can_read_msr_platform_info) | |
3600 | return 1; | |
db2336a8 KH |
3601 | msr_info->data = vcpu->arch.msr_platform_info; |
3602 | break; | |
3603 | case MSR_MISC_FEATURES_ENABLES: | |
3604 | msr_info->data = vcpu->arch.msr_misc_features_enables; | |
3605 | break; | |
191c8137 BP |
3606 | case MSR_K7_HWCR: |
3607 | msr_info->data = vcpu->arch.msr_hwcr; | |
3608 | break; | |
15c4a640 | 3609 | default: |
c6702c9d | 3610 | if (kvm_pmu_is_valid_msr(vcpu, msr_info->index)) |
cbd71758 | 3611 | return kvm_pmu_get_msr(vcpu, msr_info); |
6abe9c13 | 3612 | return KVM_MSR_RET_INVALID; |
15c4a640 | 3613 | } |
15c4a640 CO |
3614 | return 0; |
3615 | } | |
3616 | EXPORT_SYMBOL_GPL(kvm_get_msr_common); | |
3617 | ||
313a3dc7 CO |
3618 | /* |
3619 | * Read or write a bunch of msrs. All parameters are kernel addresses. | |
3620 | * | |
3621 | * @return number of msrs set successfully. | |
3622 | */ | |
3623 | static int __msr_io(struct kvm_vcpu *vcpu, struct kvm_msrs *msrs, | |
3624 | struct kvm_msr_entry *entries, | |
3625 | int (*do_msr)(struct kvm_vcpu *vcpu, | |
3626 | unsigned index, u64 *data)) | |
3627 | { | |
801e459a | 3628 | int i; |
313a3dc7 | 3629 | |
313a3dc7 CO |
3630 | for (i = 0; i < msrs->nmsrs; ++i) |
3631 | if (do_msr(vcpu, entries[i].index, &entries[i].data)) | |
3632 | break; | |
3633 | ||
313a3dc7 CO |
3634 | return i; |
3635 | } | |
3636 | ||
3637 | /* | |
3638 | * Read or write a bunch of msrs. Parameters are user addresses. | |
3639 | * | |
3640 | * @return number of msrs set successfully. | |
3641 | */ | |
3642 | static int msr_io(struct kvm_vcpu *vcpu, struct kvm_msrs __user *user_msrs, | |
3643 | int (*do_msr)(struct kvm_vcpu *vcpu, | |
3644 | unsigned index, u64 *data), | |
3645 | int writeback) | |
3646 | { | |
3647 | struct kvm_msrs msrs; | |
3648 | struct kvm_msr_entry *entries; | |
3649 | int r, n; | |
3650 | unsigned size; | |
3651 | ||
3652 | r = -EFAULT; | |
0e96f31e | 3653 | if (copy_from_user(&msrs, user_msrs, sizeof(msrs))) |
313a3dc7 CO |
3654 | goto out; |
3655 | ||
3656 | r = -E2BIG; | |
3657 | if (msrs.nmsrs >= MAX_IO_MSRS) | |
3658 | goto out; | |
3659 | ||
313a3dc7 | 3660 | size = sizeof(struct kvm_msr_entry) * msrs.nmsrs; |
ff5c2c03 SL |
3661 | entries = memdup_user(user_msrs->entries, size); |
3662 | if (IS_ERR(entries)) { | |
3663 | r = PTR_ERR(entries); | |
313a3dc7 | 3664 | goto out; |
ff5c2c03 | 3665 | } |
313a3dc7 CO |
3666 | |
3667 | r = n = __msr_io(vcpu, &msrs, entries, do_msr); | |
3668 | if (r < 0) | |
3669 | goto out_free; | |
3670 | ||
3671 | r = -EFAULT; | |
3672 | if (writeback && copy_to_user(user_msrs->entries, entries, size)) | |
3673 | goto out_free; | |
3674 | ||
3675 | r = n; | |
3676 | ||
3677 | out_free: | |
7a73c028 | 3678 | kfree(entries); |
313a3dc7 CO |
3679 | out: |
3680 | return r; | |
3681 | } | |
3682 | ||
4d5422ce WL |
3683 | static inline bool kvm_can_mwait_in_guest(void) |
3684 | { | |
3685 | return boot_cpu_has(X86_FEATURE_MWAIT) && | |
8e9b29b6 KA |
3686 | !boot_cpu_has_bug(X86_BUG_MONITOR) && |
3687 | boot_cpu_has(X86_FEATURE_ARAT); | |
4d5422ce WL |
3688 | } |
3689 | ||
c21d54f0 VK |
3690 | static int kvm_ioctl_get_supported_hv_cpuid(struct kvm_vcpu *vcpu, |
3691 | struct kvm_cpuid2 __user *cpuid_arg) | |
3692 | { | |
3693 | struct kvm_cpuid2 cpuid; | |
3694 | int r; | |
3695 | ||
3696 | r = -EFAULT; | |
3697 | if (copy_from_user(&cpuid, cpuid_arg, sizeof(cpuid))) | |
3698 | return r; | |
3699 | ||
3700 | r = kvm_get_hv_cpuid(vcpu, &cpuid, cpuid_arg->entries); | |
3701 | if (r) | |
3702 | return r; | |
3703 | ||
3704 | r = -EFAULT; | |
3705 | if (copy_to_user(cpuid_arg, &cpuid, sizeof(cpuid))) | |
3706 | return r; | |
3707 | ||
3708 | return 0; | |
3709 | } | |
3710 | ||
784aa3d7 | 3711 | int kvm_vm_ioctl_check_extension(struct kvm *kvm, long ext) |
018d00d2 | 3712 | { |
4d5422ce | 3713 | int r = 0; |
018d00d2 ZX |
3714 | |
3715 | switch (ext) { | |
3716 | case KVM_CAP_IRQCHIP: | |
3717 | case KVM_CAP_HLT: | |
3718 | case KVM_CAP_MMU_SHADOW_CACHE_CONTROL: | |
018d00d2 | 3719 | case KVM_CAP_SET_TSS_ADDR: |
07716717 | 3720 | case KVM_CAP_EXT_CPUID: |
9c15bb1d | 3721 | case KVM_CAP_EXT_EMUL_CPUID: |
c8076604 | 3722 | case KVM_CAP_CLOCKSOURCE: |
7837699f | 3723 | case KVM_CAP_PIT: |
a28e4f5a | 3724 | case KVM_CAP_NOP_IO_DELAY: |
62d9f0db | 3725 | case KVM_CAP_MP_STATE: |
ed848624 | 3726 | case KVM_CAP_SYNC_MMU: |
a355c85c | 3727 | case KVM_CAP_USER_NMI: |
52d939a0 | 3728 | case KVM_CAP_REINJECT_CONTROL: |
4925663a | 3729 | case KVM_CAP_IRQ_INJECT_STATUS: |
d34e6b17 | 3730 | case KVM_CAP_IOEVENTFD: |
f848a5a8 | 3731 | case KVM_CAP_IOEVENTFD_NO_LENGTH: |
c5ff41ce | 3732 | case KVM_CAP_PIT2: |
e9f42757 | 3733 | case KVM_CAP_PIT_STATE2: |
b927a3ce | 3734 | case KVM_CAP_SET_IDENTITY_MAP_ADDR: |
ffde22ac | 3735 | case KVM_CAP_XEN_HVM: |
3cfc3092 | 3736 | case KVM_CAP_VCPU_EVENTS: |
55cd8e5a | 3737 | case KVM_CAP_HYPERV: |
10388a07 | 3738 | case KVM_CAP_HYPERV_VAPIC: |
c25bc163 | 3739 | case KVM_CAP_HYPERV_SPIN: |
5c919412 | 3740 | case KVM_CAP_HYPERV_SYNIC: |
efc479e6 | 3741 | case KVM_CAP_HYPERV_SYNIC2: |
d3457c87 | 3742 | case KVM_CAP_HYPERV_VP_INDEX: |
faeb7833 | 3743 | case KVM_CAP_HYPERV_EVENTFD: |
c1aea919 | 3744 | case KVM_CAP_HYPERV_TLBFLUSH: |
214ff83d | 3745 | case KVM_CAP_HYPERV_SEND_IPI: |
2bc39970 | 3746 | case KVM_CAP_HYPERV_CPUID: |
c21d54f0 | 3747 | case KVM_CAP_SYS_HYPERV_CPUID: |
ab9f4ecb | 3748 | case KVM_CAP_PCI_SEGMENT: |
a1efbe77 | 3749 | case KVM_CAP_DEBUGREGS: |
d2be1651 | 3750 | case KVM_CAP_X86_ROBUST_SINGLESTEP: |
2d5b5a66 | 3751 | case KVM_CAP_XSAVE: |
344d9588 | 3752 | case KVM_CAP_ASYNC_PF: |
72de5fa4 | 3753 | case KVM_CAP_ASYNC_PF_INT: |
92a1f12d | 3754 | case KVM_CAP_GET_TSC_KHZ: |
1c0b28c2 | 3755 | case KVM_CAP_KVMCLOCK_CTRL: |
4d8b81ab | 3756 | case KVM_CAP_READONLY_MEM: |
5f66b620 | 3757 | case KVM_CAP_HYPERV_TIME: |
100943c5 | 3758 | case KVM_CAP_IOAPIC_POLARITY_IGNORED: |
defcf51f | 3759 | case KVM_CAP_TSC_DEADLINE_TIMER: |
90de4a18 | 3760 | case KVM_CAP_DISABLE_QUIRKS: |
d71ba788 | 3761 | case KVM_CAP_SET_BOOT_CPU_ID: |
49df6397 | 3762 | case KVM_CAP_SPLIT_IRQCHIP: |
460df4c1 | 3763 | case KVM_CAP_IMMEDIATE_EXIT: |
66bb8a06 | 3764 | case KVM_CAP_PMU_EVENT_FILTER: |
801e459a | 3765 | case KVM_CAP_GET_MSR_FEATURES: |
6fbbde9a | 3766 | case KVM_CAP_MSR_PLATFORM_INFO: |
c4f55198 | 3767 | case KVM_CAP_EXCEPTION_PAYLOAD: |
b9b2782c | 3768 | case KVM_CAP_SET_GUEST_DEBUG: |
1aa561b1 | 3769 | case KVM_CAP_LAST_CPU: |
1ae09954 | 3770 | case KVM_CAP_X86_USER_SPACE_MSR: |
1a155254 | 3771 | case KVM_CAP_X86_MSR_FILTER: |
66570e96 | 3772 | case KVM_CAP_ENFORCE_PV_FEATURE_CPUID: |
018d00d2 ZX |
3773 | r = 1; |
3774 | break; | |
01643c51 KH |
3775 | case KVM_CAP_SYNC_REGS: |
3776 | r = KVM_SYNC_X86_VALID_FIELDS; | |
3777 | break; | |
e3fd9a93 PB |
3778 | case KVM_CAP_ADJUST_CLOCK: |
3779 | r = KVM_CLOCK_TSC_STABLE; | |
3780 | break; | |
4d5422ce | 3781 | case KVM_CAP_X86_DISABLE_EXITS: |
b5170063 WL |
3782 | r |= KVM_X86_DISABLE_EXITS_HLT | KVM_X86_DISABLE_EXITS_PAUSE | |
3783 | KVM_X86_DISABLE_EXITS_CSTATE; | |
4d5422ce WL |
3784 | if(kvm_can_mwait_in_guest()) |
3785 | r |= KVM_X86_DISABLE_EXITS_MWAIT; | |
668fffa3 | 3786 | break; |
6d396b55 PB |
3787 | case KVM_CAP_X86_SMM: |
3788 | /* SMBASE is usually relocated above 1M on modern chipsets, | |
3789 | * and SMM handlers might indeed rely on 4G segment limits, | |
3790 | * so do not report SMM to be available if real mode is | |
3791 | * emulated via vm86 mode. Still, do not go to great lengths | |
3792 | * to avoid userspace's usage of the feature, because it is a | |
3793 | * fringe case that is not enabled except via specific settings | |
3794 | * of the module parameters. | |
3795 | */ | |
5719455f | 3796 | r = kvm_x86_ops.has_emulated_msr(kvm, MSR_IA32_SMBASE); |
6d396b55 | 3797 | break; |
774ead3a | 3798 | case KVM_CAP_VAPIC: |
afaf0b2f | 3799 | r = !kvm_x86_ops.cpu_has_accelerated_tpr(); |
774ead3a | 3800 | break; |
f725230a | 3801 | case KVM_CAP_NR_VCPUS: |
8c3ba334 SL |
3802 | r = KVM_SOFT_MAX_VCPUS; |
3803 | break; | |
3804 | case KVM_CAP_MAX_VCPUS: | |
f725230a AK |
3805 | r = KVM_MAX_VCPUS; |
3806 | break; | |
a86cb413 TH |
3807 | case KVM_CAP_MAX_VCPU_ID: |
3808 | r = KVM_MAX_VCPU_ID; | |
3809 | break; | |
a68a6a72 MT |
3810 | case KVM_CAP_PV_MMU: /* obsolete */ |
3811 | r = 0; | |
2f333bcb | 3812 | break; |
890ca9ae HY |
3813 | case KVM_CAP_MCE: |
3814 | r = KVM_MAX_MCE_BANKS; | |
3815 | break; | |
2d5b5a66 | 3816 | case KVM_CAP_XCRS: |
d366bf7e | 3817 | r = boot_cpu_has(X86_FEATURE_XSAVE); |
2d5b5a66 | 3818 | break; |
92a1f12d JR |
3819 | case KVM_CAP_TSC_CONTROL: |
3820 | r = kvm_has_tsc_control; | |
3821 | break; | |
37131313 RK |
3822 | case KVM_CAP_X2APIC_API: |
3823 | r = KVM_X2APIC_API_VALID_FLAGS; | |
3824 | break; | |
8fcc4b59 | 3825 | case KVM_CAP_NESTED_STATE: |
33b22172 PB |
3826 | r = kvm_x86_ops.nested_ops->get_state ? |
3827 | kvm_x86_ops.nested_ops->get_state(NULL, NULL, 0) : 0; | |
8fcc4b59 | 3828 | break; |
344c6c80 | 3829 | case KVM_CAP_HYPERV_DIRECT_TLBFLUSH: |
afaf0b2f | 3830 | r = kvm_x86_ops.enable_direct_tlbflush != NULL; |
5a0165f6 VK |
3831 | break; |
3832 | case KVM_CAP_HYPERV_ENLIGHTENED_VMCS: | |
33b22172 | 3833 | r = kvm_x86_ops.nested_ops->enable_evmcs != NULL; |
344c6c80 | 3834 | break; |
3edd6839 MG |
3835 | case KVM_CAP_SMALLER_MAXPHYADDR: |
3836 | r = (int) allow_smaller_maxphyaddr; | |
3837 | break; | |
004a0124 AJ |
3838 | case KVM_CAP_STEAL_TIME: |
3839 | r = sched_info_on(); | |
3840 | break; | |
fe6b6bc8 CQ |
3841 | case KVM_CAP_X86_BUS_LOCK_EXIT: |
3842 | if (kvm_has_bus_lock_exit) | |
3843 | r = KVM_BUS_LOCK_DETECTION_OFF | | |
3844 | KVM_BUS_LOCK_DETECTION_EXIT; | |
3845 | else | |
3846 | r = 0; | |
3847 | break; | |
018d00d2 | 3848 | default: |
018d00d2 ZX |
3849 | break; |
3850 | } | |
3851 | return r; | |
3852 | ||
3853 | } | |
3854 | ||
043405e1 CO |
3855 | long kvm_arch_dev_ioctl(struct file *filp, |
3856 | unsigned int ioctl, unsigned long arg) | |
3857 | { | |
3858 | void __user *argp = (void __user *)arg; | |
3859 | long r; | |
3860 | ||
3861 | switch (ioctl) { | |
3862 | case KVM_GET_MSR_INDEX_LIST: { | |
3863 | struct kvm_msr_list __user *user_msr_list = argp; | |
3864 | struct kvm_msr_list msr_list; | |
3865 | unsigned n; | |
3866 | ||
3867 | r = -EFAULT; | |
0e96f31e | 3868 | if (copy_from_user(&msr_list, user_msr_list, sizeof(msr_list))) |
043405e1 CO |
3869 | goto out; |
3870 | n = msr_list.nmsrs; | |
62ef68bb | 3871 | msr_list.nmsrs = num_msrs_to_save + num_emulated_msrs; |
0e96f31e | 3872 | if (copy_to_user(user_msr_list, &msr_list, sizeof(msr_list))) |
043405e1 CO |
3873 | goto out; |
3874 | r = -E2BIG; | |
e125e7b6 | 3875 | if (n < msr_list.nmsrs) |
043405e1 CO |
3876 | goto out; |
3877 | r = -EFAULT; | |
3878 | if (copy_to_user(user_msr_list->indices, &msrs_to_save, | |
3879 | num_msrs_to_save * sizeof(u32))) | |
3880 | goto out; | |
e125e7b6 | 3881 | if (copy_to_user(user_msr_list->indices + num_msrs_to_save, |
043405e1 | 3882 | &emulated_msrs, |
62ef68bb | 3883 | num_emulated_msrs * sizeof(u32))) |
043405e1 CO |
3884 | goto out; |
3885 | r = 0; | |
3886 | break; | |
3887 | } | |
9c15bb1d BP |
3888 | case KVM_GET_SUPPORTED_CPUID: |
3889 | case KVM_GET_EMULATED_CPUID: { | |
674eea0f AK |
3890 | struct kvm_cpuid2 __user *cpuid_arg = argp; |
3891 | struct kvm_cpuid2 cpuid; | |
3892 | ||
3893 | r = -EFAULT; | |
0e96f31e | 3894 | if (copy_from_user(&cpuid, cpuid_arg, sizeof(cpuid))) |
674eea0f | 3895 | goto out; |
9c15bb1d BP |
3896 | |
3897 | r = kvm_dev_ioctl_get_cpuid(&cpuid, cpuid_arg->entries, | |
3898 | ioctl); | |
674eea0f AK |
3899 | if (r) |
3900 | goto out; | |
3901 | ||
3902 | r = -EFAULT; | |
0e96f31e | 3903 | if (copy_to_user(cpuid_arg, &cpuid, sizeof(cpuid))) |
674eea0f AK |
3904 | goto out; |
3905 | r = 0; | |
3906 | break; | |
3907 | } | |
cf6c26ec | 3908 | case KVM_X86_GET_MCE_CAP_SUPPORTED: |
890ca9ae | 3909 | r = -EFAULT; |
c45dcc71 AR |
3910 | if (copy_to_user(argp, &kvm_mce_cap_supported, |
3911 | sizeof(kvm_mce_cap_supported))) | |
890ca9ae HY |
3912 | goto out; |
3913 | r = 0; | |
3914 | break; | |
801e459a TL |
3915 | case KVM_GET_MSR_FEATURE_INDEX_LIST: { |
3916 | struct kvm_msr_list __user *user_msr_list = argp; | |
3917 | struct kvm_msr_list msr_list; | |
3918 | unsigned int n; | |
3919 | ||
3920 | r = -EFAULT; | |
3921 | if (copy_from_user(&msr_list, user_msr_list, sizeof(msr_list))) | |
3922 | goto out; | |
3923 | n = msr_list.nmsrs; | |
3924 | msr_list.nmsrs = num_msr_based_features; | |
3925 | if (copy_to_user(user_msr_list, &msr_list, sizeof(msr_list))) | |
3926 | goto out; | |
3927 | r = -E2BIG; | |
3928 | if (n < msr_list.nmsrs) | |
3929 | goto out; | |
3930 | r = -EFAULT; | |
3931 | if (copy_to_user(user_msr_list->indices, &msr_based_features, | |
3932 | num_msr_based_features * sizeof(u32))) | |
3933 | goto out; | |
3934 | r = 0; | |
3935 | break; | |
3936 | } | |
3937 | case KVM_GET_MSRS: | |
3938 | r = msr_io(NULL, argp, do_get_msr_feature, 1); | |
3939 | break; | |
c21d54f0 VK |
3940 | case KVM_GET_SUPPORTED_HV_CPUID: |
3941 | r = kvm_ioctl_get_supported_hv_cpuid(NULL, argp); | |
3942 | break; | |
043405e1 CO |
3943 | default: |
3944 | r = -EINVAL; | |
cf6c26ec | 3945 | break; |
043405e1 CO |
3946 | } |
3947 | out: | |
3948 | return r; | |
3949 | } | |
3950 | ||
f5f48ee1 SY |
3951 | static void wbinvd_ipi(void *garbage) |
3952 | { | |
3953 | wbinvd(); | |
3954 | } | |
3955 | ||
3956 | static bool need_emulate_wbinvd(struct kvm_vcpu *vcpu) | |
3957 | { | |
e0f0bbc5 | 3958 | return kvm_arch_has_noncoherent_dma(vcpu->kvm); |
f5f48ee1 SY |
3959 | } |
3960 | ||
313a3dc7 CO |
3961 | void kvm_arch_vcpu_load(struct kvm_vcpu *vcpu, int cpu) |
3962 | { | |
f5f48ee1 SY |
3963 | /* Address WBINVD may be executed by guest */ |
3964 | if (need_emulate_wbinvd(vcpu)) { | |
afaf0b2f | 3965 | if (kvm_x86_ops.has_wbinvd_exit()) |
f5f48ee1 SY |
3966 | cpumask_set_cpu(cpu, vcpu->arch.wbinvd_dirty_mask); |
3967 | else if (vcpu->cpu != -1 && vcpu->cpu != cpu) | |
3968 | smp_call_function_single(vcpu->cpu, | |
3969 | wbinvd_ipi, NULL, 1); | |
3970 | } | |
3971 | ||
afaf0b2f | 3972 | kvm_x86_ops.vcpu_load(vcpu, cpu); |
8f6055cb | 3973 | |
37486135 BM |
3974 | /* Save host pkru register if supported */ |
3975 | vcpu->arch.host_pkru = read_pkru(); | |
3976 | ||
0dd6a6ed ZA |
3977 | /* Apply any externally detected TSC adjustments (due to suspend) */ |
3978 | if (unlikely(vcpu->arch.tsc_offset_adjustment)) { | |
3979 | adjust_tsc_offset_host(vcpu, vcpu->arch.tsc_offset_adjustment); | |
3980 | vcpu->arch.tsc_offset_adjustment = 0; | |
105b21bb | 3981 | kvm_make_request(KVM_REQ_CLOCK_UPDATE, vcpu); |
0dd6a6ed | 3982 | } |
8f6055cb | 3983 | |
b0c39dc6 | 3984 | if (unlikely(vcpu->cpu != cpu) || kvm_check_tsc_unstable()) { |
6f526ec5 | 3985 | s64 tsc_delta = !vcpu->arch.last_host_tsc ? 0 : |
4ea1636b | 3986 | rdtsc() - vcpu->arch.last_host_tsc; |
e48672fa ZA |
3987 | if (tsc_delta < 0) |
3988 | mark_tsc_unstable("KVM discovered backwards TSC"); | |
ce7a058a | 3989 | |
b0c39dc6 | 3990 | if (kvm_check_tsc_unstable()) { |
07c1419a | 3991 | u64 offset = kvm_compute_tsc_offset(vcpu, |
b183aa58 | 3992 | vcpu->arch.last_guest_tsc); |
a545ab6a | 3993 | kvm_vcpu_write_tsc_offset(vcpu, offset); |
c285545f | 3994 | vcpu->arch.tsc_catchup = 1; |
c285545f | 3995 | } |
a749e247 PB |
3996 | |
3997 | if (kvm_lapic_hv_timer_in_use(vcpu)) | |
3998 | kvm_lapic_restart_hv_timer(vcpu); | |
3999 | ||
d98d07ca MT |
4000 | /* |
4001 | * On a host with synchronized TSC, there is no need to update | |
4002 | * kvmclock on vcpu->cpu migration | |
4003 | */ | |
4004 | if (!vcpu->kvm->arch.use_master_clock || vcpu->cpu == -1) | |
0061d53d | 4005 | kvm_make_request(KVM_REQ_GLOBAL_CLOCK_UPDATE, vcpu); |
c285545f | 4006 | if (vcpu->cpu != cpu) |
1bd2009e | 4007 | kvm_make_request(KVM_REQ_MIGRATE_TIMER, vcpu); |
e48672fa | 4008 | vcpu->cpu = cpu; |
6b7d7e76 | 4009 | } |
c9aaa895 | 4010 | |
c9aaa895 | 4011 | kvm_make_request(KVM_REQ_STEAL_UPDATE, vcpu); |
313a3dc7 CO |
4012 | } |
4013 | ||
0b9f6c46 PX |
4014 | static void kvm_steal_time_set_preempted(struct kvm_vcpu *vcpu) |
4015 | { | |
b0431382 BO |
4016 | struct kvm_host_map map; |
4017 | struct kvm_steal_time *st; | |
15b51dc0 | 4018 | int idx; |
b0431382 | 4019 | |
0b9f6c46 PX |
4020 | if (!(vcpu->arch.st.msr_val & KVM_MSR_ENABLED)) |
4021 | return; | |
4022 | ||
a6bd811f | 4023 | if (vcpu->arch.st.preempted) |
8c6de56a BO |
4024 | return; |
4025 | ||
15b51dc0 SC |
4026 | /* |
4027 | * Take the srcu lock as memslots will be accessed to check the gfn | |
4028 | * cache generation against the memslots generation. | |
4029 | */ | |
4030 | idx = srcu_read_lock(&vcpu->kvm->srcu); | |
4031 | ||
b0431382 BO |
4032 | if (kvm_map_gfn(vcpu, vcpu->arch.st.msr_val >> PAGE_SHIFT, &map, |
4033 | &vcpu->arch.st.cache, true)) | |
15b51dc0 | 4034 | goto out; |
b0431382 BO |
4035 | |
4036 | st = map.hva + | |
4037 | offset_in_page(vcpu->arch.st.msr_val & KVM_STEAL_VALID_BITS); | |
0b9f6c46 | 4038 | |
a6bd811f | 4039 | st->preempted = vcpu->arch.st.preempted = KVM_VCPU_PREEMPTED; |
0b9f6c46 | 4040 | |
b0431382 | 4041 | kvm_unmap_gfn(vcpu, &map, &vcpu->arch.st.cache, true, true); |
15b51dc0 SC |
4042 | |
4043 | out: | |
4044 | srcu_read_unlock(&vcpu->kvm->srcu, idx); | |
0b9f6c46 PX |
4045 | } |
4046 | ||
313a3dc7 CO |
4047 | void kvm_arch_vcpu_put(struct kvm_vcpu *vcpu) |
4048 | { | |
f1c6366e | 4049 | if (vcpu->preempted && !vcpu->arch.guest_state_protected) |
afaf0b2f | 4050 | vcpu->arch.preempted_in_kernel = !kvm_x86_ops.get_cpl(vcpu); |
de63ad4c | 4051 | |
0b9f6c46 | 4052 | kvm_steal_time_set_preempted(vcpu); |
afaf0b2f | 4053 | kvm_x86_ops.vcpu_put(vcpu); |
4ea1636b | 4054 | vcpu->arch.last_host_tsc = rdtsc(); |
efdab992 | 4055 | /* |
f9dcf08e RK |
4056 | * If userspace has set any breakpoints or watchpoints, dr6 is restored |
4057 | * on every vmexit, but if not, we might have a stale dr6 from the | |
4058 | * guest. do_debug expects dr6 to be cleared after it runs, do the same. | |
efdab992 | 4059 | */ |
f9dcf08e | 4060 | set_debugreg(0, 6); |
313a3dc7 CO |
4061 | } |
4062 | ||
313a3dc7 CO |
4063 | static int kvm_vcpu_ioctl_get_lapic(struct kvm_vcpu *vcpu, |
4064 | struct kvm_lapic_state *s) | |
4065 | { | |
fa59cc00 | 4066 | if (vcpu->arch.apicv_active) |
afaf0b2f | 4067 | kvm_x86_ops.sync_pir_to_irr(vcpu); |
d62caabb | 4068 | |
a92e2543 | 4069 | return kvm_apic_get_state(vcpu, s); |
313a3dc7 CO |
4070 | } |
4071 | ||
4072 | static int kvm_vcpu_ioctl_set_lapic(struct kvm_vcpu *vcpu, | |
4073 | struct kvm_lapic_state *s) | |
4074 | { | |
a92e2543 RK |
4075 | int r; |
4076 | ||
4077 | r = kvm_apic_set_state(vcpu, s); | |
4078 | if (r) | |
4079 | return r; | |
cb142eb7 | 4080 | update_cr8_intercept(vcpu); |
313a3dc7 CO |
4081 | |
4082 | return 0; | |
4083 | } | |
4084 | ||
127a457a MG |
4085 | static int kvm_cpu_accept_dm_intr(struct kvm_vcpu *vcpu) |
4086 | { | |
71cc849b PB |
4087 | /* |
4088 | * We can accept userspace's request for interrupt injection | |
4089 | * as long as we have a place to store the interrupt number. | |
4090 | * The actual injection will happen when the CPU is able to | |
4091 | * deliver the interrupt. | |
4092 | */ | |
4093 | if (kvm_cpu_has_extint(vcpu)) | |
4094 | return false; | |
4095 | ||
4096 | /* Acknowledging ExtINT does not happen if LINT0 is masked. */ | |
127a457a MG |
4097 | return (!lapic_in_kernel(vcpu) || |
4098 | kvm_apic_accept_pic_intr(vcpu)); | |
4099 | } | |
4100 | ||
782d422b MG |
4101 | static int kvm_vcpu_ready_for_interrupt_injection(struct kvm_vcpu *vcpu) |
4102 | { | |
4103 | return kvm_arch_interrupt_allowed(vcpu) && | |
782d422b MG |
4104 | kvm_cpu_accept_dm_intr(vcpu); |
4105 | } | |
4106 | ||
f77bc6a4 ZX |
4107 | static int kvm_vcpu_ioctl_interrupt(struct kvm_vcpu *vcpu, |
4108 | struct kvm_interrupt *irq) | |
4109 | { | |
02cdb50f | 4110 | if (irq->irq >= KVM_NR_INTERRUPTS) |
f77bc6a4 | 4111 | return -EINVAL; |
1c1a9ce9 SR |
4112 | |
4113 | if (!irqchip_in_kernel(vcpu->kvm)) { | |
4114 | kvm_queue_interrupt(vcpu, irq->irq, false); | |
4115 | kvm_make_request(KVM_REQ_EVENT, vcpu); | |
4116 | return 0; | |
4117 | } | |
4118 | ||
4119 | /* | |
4120 | * With in-kernel LAPIC, we only use this to inject EXTINT, so | |
4121 | * fail for in-kernel 8259. | |
4122 | */ | |
4123 | if (pic_in_kernel(vcpu->kvm)) | |
f77bc6a4 | 4124 | return -ENXIO; |
f77bc6a4 | 4125 | |
1c1a9ce9 SR |
4126 | if (vcpu->arch.pending_external_vector != -1) |
4127 | return -EEXIST; | |
f77bc6a4 | 4128 | |
1c1a9ce9 | 4129 | vcpu->arch.pending_external_vector = irq->irq; |
934bf653 | 4130 | kvm_make_request(KVM_REQ_EVENT, vcpu); |
f77bc6a4 ZX |
4131 | return 0; |
4132 | } | |
4133 | ||
c4abb7c9 JK |
4134 | static int kvm_vcpu_ioctl_nmi(struct kvm_vcpu *vcpu) |
4135 | { | |
c4abb7c9 | 4136 | kvm_inject_nmi(vcpu); |
c4abb7c9 JK |
4137 | |
4138 | return 0; | |
4139 | } | |
4140 | ||
f077825a PB |
4141 | static int kvm_vcpu_ioctl_smi(struct kvm_vcpu *vcpu) |
4142 | { | |
64d60670 PB |
4143 | kvm_make_request(KVM_REQ_SMI, vcpu); |
4144 | ||
f077825a PB |
4145 | return 0; |
4146 | } | |
4147 | ||
b209749f AK |
4148 | static int vcpu_ioctl_tpr_access_reporting(struct kvm_vcpu *vcpu, |
4149 | struct kvm_tpr_access_ctl *tac) | |
4150 | { | |
4151 | if (tac->flags) | |
4152 | return -EINVAL; | |
4153 | vcpu->arch.tpr_access_reporting = !!tac->enabled; | |
4154 | return 0; | |
4155 | } | |
4156 | ||
890ca9ae HY |
4157 | static int kvm_vcpu_ioctl_x86_setup_mce(struct kvm_vcpu *vcpu, |
4158 | u64 mcg_cap) | |
4159 | { | |
4160 | int r; | |
4161 | unsigned bank_num = mcg_cap & 0xff, bank; | |
4162 | ||
4163 | r = -EINVAL; | |
c4e0e4ab | 4164 | if (!bank_num || bank_num > KVM_MAX_MCE_BANKS) |
890ca9ae | 4165 | goto out; |
c45dcc71 | 4166 | if (mcg_cap & ~(kvm_mce_cap_supported | 0xff | 0xff0000)) |
890ca9ae HY |
4167 | goto out; |
4168 | r = 0; | |
4169 | vcpu->arch.mcg_cap = mcg_cap; | |
4170 | /* Init IA32_MCG_CTL to all 1s */ | |
4171 | if (mcg_cap & MCG_CTL_P) | |
4172 | vcpu->arch.mcg_ctl = ~(u64)0; | |
4173 | /* Init IA32_MCi_CTL to all 1s */ | |
4174 | for (bank = 0; bank < bank_num; bank++) | |
4175 | vcpu->arch.mce_banks[bank*4] = ~(u64)0; | |
c45dcc71 | 4176 | |
afaf0b2f | 4177 | kvm_x86_ops.setup_mce(vcpu); |
890ca9ae HY |
4178 | out: |
4179 | return r; | |
4180 | } | |
4181 | ||
4182 | static int kvm_vcpu_ioctl_x86_set_mce(struct kvm_vcpu *vcpu, | |
4183 | struct kvm_x86_mce *mce) | |
4184 | { | |
4185 | u64 mcg_cap = vcpu->arch.mcg_cap; | |
4186 | unsigned bank_num = mcg_cap & 0xff; | |
4187 | u64 *banks = vcpu->arch.mce_banks; | |
4188 | ||
4189 | if (mce->bank >= bank_num || !(mce->status & MCI_STATUS_VAL)) | |
4190 | return -EINVAL; | |
4191 | /* | |
4192 | * if IA32_MCG_CTL is not all 1s, the uncorrected error | |
4193 | * reporting is disabled | |
4194 | */ | |
4195 | if ((mce->status & MCI_STATUS_UC) && (mcg_cap & MCG_CTL_P) && | |
4196 | vcpu->arch.mcg_ctl != ~(u64)0) | |
4197 | return 0; | |
4198 | banks += 4 * mce->bank; | |
4199 | /* | |
4200 | * if IA32_MCi_CTL is not all 1s, the uncorrected error | |
4201 | * reporting is disabled for the bank | |
4202 | */ | |
4203 | if ((mce->status & MCI_STATUS_UC) && banks[0] != ~(u64)0) | |
4204 | return 0; | |
4205 | if (mce->status & MCI_STATUS_UC) { | |
4206 | if ((vcpu->arch.mcg_status & MCG_STATUS_MCIP) || | |
fc78f519 | 4207 | !kvm_read_cr4_bits(vcpu, X86_CR4_MCE)) { |
a8eeb04a | 4208 | kvm_make_request(KVM_REQ_TRIPLE_FAULT, vcpu); |
890ca9ae HY |
4209 | return 0; |
4210 | } | |
4211 | if (banks[1] & MCI_STATUS_VAL) | |
4212 | mce->status |= MCI_STATUS_OVER; | |
4213 | banks[2] = mce->addr; | |
4214 | banks[3] = mce->misc; | |
4215 | vcpu->arch.mcg_status = mce->mcg_status; | |
4216 | banks[1] = mce->status; | |
4217 | kvm_queue_exception(vcpu, MC_VECTOR); | |
4218 | } else if (!(banks[1] & MCI_STATUS_VAL) | |
4219 | || !(banks[1] & MCI_STATUS_UC)) { | |
4220 | if (banks[1] & MCI_STATUS_VAL) | |
4221 | mce->status |= MCI_STATUS_OVER; | |
4222 | banks[2] = mce->addr; | |
4223 | banks[3] = mce->misc; | |
4224 | banks[1] = mce->status; | |
4225 | } else | |
4226 | banks[1] |= MCI_STATUS_OVER; | |
4227 | return 0; | |
4228 | } | |
4229 | ||
3cfc3092 JK |
4230 | static void kvm_vcpu_ioctl_x86_get_vcpu_events(struct kvm_vcpu *vcpu, |
4231 | struct kvm_vcpu_events *events) | |
4232 | { | |
7460fb4a | 4233 | process_nmi(vcpu); |
59073aaf | 4234 | |
1f7becf1 JZ |
4235 | if (kvm_check_request(KVM_REQ_SMI, vcpu)) |
4236 | process_smi(vcpu); | |
4237 | ||
a06230b6 OU |
4238 | /* |
4239 | * In guest mode, payload delivery should be deferred, | |
4240 | * so that the L1 hypervisor can intercept #PF before | |
4241 | * CR2 is modified (or intercept #DB before DR6 is | |
4242 | * modified under nVMX). Unless the per-VM capability, | |
4243 | * KVM_CAP_EXCEPTION_PAYLOAD, is set, we may not defer the delivery of | |
4244 | * an exception payload and handle after a KVM_GET_VCPU_EVENTS. Since we | |
4245 | * opportunistically defer the exception payload, deliver it if the | |
4246 | * capability hasn't been requested before processing a | |
4247 | * KVM_GET_VCPU_EVENTS. | |
4248 | */ | |
4249 | if (!vcpu->kvm->arch.exception_payload_enabled && | |
4250 | vcpu->arch.exception.pending && vcpu->arch.exception.has_payload) | |
4251 | kvm_deliver_exception_payload(vcpu); | |
4252 | ||
664f8e26 | 4253 | /* |
59073aaf JM |
4254 | * The API doesn't provide the instruction length for software |
4255 | * exceptions, so don't report them. As long as the guest RIP | |
4256 | * isn't advanced, we should expect to encounter the exception | |
4257 | * again. | |
664f8e26 | 4258 | */ |
59073aaf JM |
4259 | if (kvm_exception_is_soft(vcpu->arch.exception.nr)) { |
4260 | events->exception.injected = 0; | |
4261 | events->exception.pending = 0; | |
4262 | } else { | |
4263 | events->exception.injected = vcpu->arch.exception.injected; | |
4264 | events->exception.pending = vcpu->arch.exception.pending; | |
4265 | /* | |
4266 | * For ABI compatibility, deliberately conflate | |
4267 | * pending and injected exceptions when | |
4268 | * KVM_CAP_EXCEPTION_PAYLOAD isn't enabled. | |
4269 | */ | |
4270 | if (!vcpu->kvm->arch.exception_payload_enabled) | |
4271 | events->exception.injected |= | |
4272 | vcpu->arch.exception.pending; | |
4273 | } | |
3cfc3092 JK |
4274 | events->exception.nr = vcpu->arch.exception.nr; |
4275 | events->exception.has_error_code = vcpu->arch.exception.has_error_code; | |
4276 | events->exception.error_code = vcpu->arch.exception.error_code; | |
59073aaf JM |
4277 | events->exception_has_payload = vcpu->arch.exception.has_payload; |
4278 | events->exception_payload = vcpu->arch.exception.payload; | |
3cfc3092 | 4279 | |
03b82a30 | 4280 | events->interrupt.injected = |
04140b41 | 4281 | vcpu->arch.interrupt.injected && !vcpu->arch.interrupt.soft; |
3cfc3092 | 4282 | events->interrupt.nr = vcpu->arch.interrupt.nr; |
03b82a30 | 4283 | events->interrupt.soft = 0; |
afaf0b2f | 4284 | events->interrupt.shadow = kvm_x86_ops.get_interrupt_shadow(vcpu); |
3cfc3092 JK |
4285 | |
4286 | events->nmi.injected = vcpu->arch.nmi_injected; | |
7460fb4a | 4287 | events->nmi.pending = vcpu->arch.nmi_pending != 0; |
afaf0b2f | 4288 | events->nmi.masked = kvm_x86_ops.get_nmi_mask(vcpu); |
97e69aa6 | 4289 | events->nmi.pad = 0; |
3cfc3092 | 4290 | |
66450a21 | 4291 | events->sipi_vector = 0; /* never valid when reporting to user space */ |
3cfc3092 | 4292 | |
f077825a PB |
4293 | events->smi.smm = is_smm(vcpu); |
4294 | events->smi.pending = vcpu->arch.smi_pending; | |
4295 | events->smi.smm_inside_nmi = | |
4296 | !!(vcpu->arch.hflags & HF_SMM_INSIDE_NMI_MASK); | |
4297 | events->smi.latched_init = kvm_lapic_latched_init(vcpu); | |
4298 | ||
dab4b911 | 4299 | events->flags = (KVM_VCPUEVENT_VALID_NMI_PENDING |
f077825a PB |
4300 | | KVM_VCPUEVENT_VALID_SHADOW |
4301 | | KVM_VCPUEVENT_VALID_SMM); | |
59073aaf JM |
4302 | if (vcpu->kvm->arch.exception_payload_enabled) |
4303 | events->flags |= KVM_VCPUEVENT_VALID_PAYLOAD; | |
4304 | ||
97e69aa6 | 4305 | memset(&events->reserved, 0, sizeof(events->reserved)); |
3cfc3092 JK |
4306 | } |
4307 | ||
c5833c7a | 4308 | static void kvm_smm_changed(struct kvm_vcpu *vcpu); |
6ef4e07e | 4309 | |
3cfc3092 JK |
4310 | static int kvm_vcpu_ioctl_x86_set_vcpu_events(struct kvm_vcpu *vcpu, |
4311 | struct kvm_vcpu_events *events) | |
4312 | { | |
dab4b911 | 4313 | if (events->flags & ~(KVM_VCPUEVENT_VALID_NMI_PENDING |
48005f64 | 4314 | | KVM_VCPUEVENT_VALID_SIPI_VECTOR |
f077825a | 4315 | | KVM_VCPUEVENT_VALID_SHADOW |
59073aaf JM |
4316 | | KVM_VCPUEVENT_VALID_SMM |
4317 | | KVM_VCPUEVENT_VALID_PAYLOAD)) | |
3cfc3092 JK |
4318 | return -EINVAL; |
4319 | ||
59073aaf JM |
4320 | if (events->flags & KVM_VCPUEVENT_VALID_PAYLOAD) { |
4321 | if (!vcpu->kvm->arch.exception_payload_enabled) | |
4322 | return -EINVAL; | |
4323 | if (events->exception.pending) | |
4324 | events->exception.injected = 0; | |
4325 | else | |
4326 | events->exception_has_payload = 0; | |
4327 | } else { | |
4328 | events->exception.pending = 0; | |
4329 | events->exception_has_payload = 0; | |
4330 | } | |
4331 | ||
4332 | if ((events->exception.injected || events->exception.pending) && | |
4333 | (events->exception.nr > 31 || events->exception.nr == NMI_VECTOR)) | |
78e546c8 PB |
4334 | return -EINVAL; |
4335 | ||
28bf2888 DH |
4336 | /* INITs are latched while in SMM */ |
4337 | if (events->flags & KVM_VCPUEVENT_VALID_SMM && | |
4338 | (events->smi.smm || events->smi.pending) && | |
4339 | vcpu->arch.mp_state == KVM_MP_STATE_INIT_RECEIVED) | |
4340 | return -EINVAL; | |
4341 | ||
7460fb4a | 4342 | process_nmi(vcpu); |
59073aaf JM |
4343 | vcpu->arch.exception.injected = events->exception.injected; |
4344 | vcpu->arch.exception.pending = events->exception.pending; | |
3cfc3092 JK |
4345 | vcpu->arch.exception.nr = events->exception.nr; |
4346 | vcpu->arch.exception.has_error_code = events->exception.has_error_code; | |
4347 | vcpu->arch.exception.error_code = events->exception.error_code; | |
59073aaf JM |
4348 | vcpu->arch.exception.has_payload = events->exception_has_payload; |
4349 | vcpu->arch.exception.payload = events->exception_payload; | |
3cfc3092 | 4350 | |
04140b41 | 4351 | vcpu->arch.interrupt.injected = events->interrupt.injected; |
3cfc3092 JK |
4352 | vcpu->arch.interrupt.nr = events->interrupt.nr; |
4353 | vcpu->arch.interrupt.soft = events->interrupt.soft; | |
48005f64 | 4354 | if (events->flags & KVM_VCPUEVENT_VALID_SHADOW) |
afaf0b2f | 4355 | kvm_x86_ops.set_interrupt_shadow(vcpu, |
48005f64 | 4356 | events->interrupt.shadow); |
3cfc3092 JK |
4357 | |
4358 | vcpu->arch.nmi_injected = events->nmi.injected; | |
dab4b911 JK |
4359 | if (events->flags & KVM_VCPUEVENT_VALID_NMI_PENDING) |
4360 | vcpu->arch.nmi_pending = events->nmi.pending; | |
afaf0b2f | 4361 | kvm_x86_ops.set_nmi_mask(vcpu, events->nmi.masked); |
3cfc3092 | 4362 | |
66450a21 | 4363 | if (events->flags & KVM_VCPUEVENT_VALID_SIPI_VECTOR && |
bce87cce | 4364 | lapic_in_kernel(vcpu)) |
66450a21 | 4365 | vcpu->arch.apic->sipi_vector = events->sipi_vector; |
3cfc3092 | 4366 | |
f077825a | 4367 | if (events->flags & KVM_VCPUEVENT_VALID_SMM) { |
c5833c7a SC |
4368 | if (!!(vcpu->arch.hflags & HF_SMM_MASK) != events->smi.smm) { |
4369 | if (events->smi.smm) | |
4370 | vcpu->arch.hflags |= HF_SMM_MASK; | |
4371 | else | |
4372 | vcpu->arch.hflags &= ~HF_SMM_MASK; | |
4373 | kvm_smm_changed(vcpu); | |
4374 | } | |
6ef4e07e | 4375 | |
f077825a | 4376 | vcpu->arch.smi_pending = events->smi.pending; |
f4ef1910 WL |
4377 | |
4378 | if (events->smi.smm) { | |
4379 | if (events->smi.smm_inside_nmi) | |
4380 | vcpu->arch.hflags |= HF_SMM_INSIDE_NMI_MASK; | |
f077825a | 4381 | else |
f4ef1910 | 4382 | vcpu->arch.hflags &= ~HF_SMM_INSIDE_NMI_MASK; |
ff90afa7 LA |
4383 | } |
4384 | ||
4385 | if (lapic_in_kernel(vcpu)) { | |
4386 | if (events->smi.latched_init) | |
4387 | set_bit(KVM_APIC_INIT, &vcpu->arch.apic->pending_events); | |
4388 | else | |
4389 | clear_bit(KVM_APIC_INIT, &vcpu->arch.apic->pending_events); | |
f077825a PB |
4390 | } |
4391 | } | |
4392 | ||
3842d135 AK |
4393 | kvm_make_request(KVM_REQ_EVENT, vcpu); |
4394 | ||
3cfc3092 JK |
4395 | return 0; |
4396 | } | |
4397 | ||
a1efbe77 JK |
4398 | static void kvm_vcpu_ioctl_x86_get_debugregs(struct kvm_vcpu *vcpu, |
4399 | struct kvm_debugregs *dbgregs) | |
4400 | { | |
73aaf249 JK |
4401 | unsigned long val; |
4402 | ||
a1efbe77 | 4403 | memcpy(dbgregs->db, vcpu->arch.db, sizeof(vcpu->arch.db)); |
16f8a6f9 | 4404 | kvm_get_dr(vcpu, 6, &val); |
73aaf249 | 4405 | dbgregs->dr6 = val; |
a1efbe77 JK |
4406 | dbgregs->dr7 = vcpu->arch.dr7; |
4407 | dbgregs->flags = 0; | |
97e69aa6 | 4408 | memset(&dbgregs->reserved, 0, sizeof(dbgregs->reserved)); |
a1efbe77 JK |
4409 | } |
4410 | ||
4411 | static int kvm_vcpu_ioctl_x86_set_debugregs(struct kvm_vcpu *vcpu, | |
4412 | struct kvm_debugregs *dbgregs) | |
4413 | { | |
4414 | if (dbgregs->flags) | |
4415 | return -EINVAL; | |
4416 | ||
d14bdb55 PB |
4417 | if (dbgregs->dr6 & ~0xffffffffull) |
4418 | return -EINVAL; | |
4419 | if (dbgregs->dr7 & ~0xffffffffull) | |
4420 | return -EINVAL; | |
4421 | ||
a1efbe77 | 4422 | memcpy(vcpu->arch.db, dbgregs->db, sizeof(vcpu->arch.db)); |
ae561ede | 4423 | kvm_update_dr0123(vcpu); |
a1efbe77 JK |
4424 | vcpu->arch.dr6 = dbgregs->dr6; |
4425 | vcpu->arch.dr7 = dbgregs->dr7; | |
9926c9fd | 4426 | kvm_update_dr7(vcpu); |
a1efbe77 | 4427 | |
a1efbe77 JK |
4428 | return 0; |
4429 | } | |
4430 | ||
df1daba7 PB |
4431 | #define XSTATE_COMPACTION_ENABLED (1ULL << 63) |
4432 | ||
4433 | static void fill_xsave(u8 *dest, struct kvm_vcpu *vcpu) | |
4434 | { | |
b666a4b6 | 4435 | struct xregs_state *xsave = &vcpu->arch.guest_fpu->state.xsave; |
400e4b20 | 4436 | u64 xstate_bv = xsave->header.xfeatures; |
df1daba7 PB |
4437 | u64 valid; |
4438 | ||
4439 | /* | |
4440 | * Copy legacy XSAVE area, to avoid complications with CPUID | |
4441 | * leaves 0 and 1 in the loop below. | |
4442 | */ | |
4443 | memcpy(dest, xsave, XSAVE_HDR_OFFSET); | |
4444 | ||
4445 | /* Set XSTATE_BV */ | |
00c87e9a | 4446 | xstate_bv &= vcpu->arch.guest_supported_xcr0 | XFEATURE_MASK_FPSSE; |
df1daba7 PB |
4447 | *(u64 *)(dest + XSAVE_HDR_OFFSET) = xstate_bv; |
4448 | ||
4449 | /* | |
4450 | * Copy each region from the possibly compacted offset to the | |
4451 | * non-compacted offset. | |
4452 | */ | |
d91cab78 | 4453 | valid = xstate_bv & ~XFEATURE_MASK_FPSSE; |
df1daba7 | 4454 | while (valid) { |
abd16d68 SAS |
4455 | u64 xfeature_mask = valid & -valid; |
4456 | int xfeature_nr = fls64(xfeature_mask) - 1; | |
4457 | void *src = get_xsave_addr(xsave, xfeature_nr); | |
df1daba7 PB |
4458 | |
4459 | if (src) { | |
4460 | u32 size, offset, ecx, edx; | |
abd16d68 | 4461 | cpuid_count(XSTATE_CPUID, xfeature_nr, |
df1daba7 | 4462 | &size, &offset, &ecx, &edx); |
abd16d68 | 4463 | if (xfeature_nr == XFEATURE_PKRU) |
38cfd5e3 PB |
4464 | memcpy(dest + offset, &vcpu->arch.pkru, |
4465 | sizeof(vcpu->arch.pkru)); | |
4466 | else | |
4467 | memcpy(dest + offset, src, size); | |
4468 | ||
df1daba7 PB |
4469 | } |
4470 | ||
abd16d68 | 4471 | valid -= xfeature_mask; |
df1daba7 PB |
4472 | } |
4473 | } | |
4474 | ||
4475 | static void load_xsave(struct kvm_vcpu *vcpu, u8 *src) | |
4476 | { | |
b666a4b6 | 4477 | struct xregs_state *xsave = &vcpu->arch.guest_fpu->state.xsave; |
df1daba7 PB |
4478 | u64 xstate_bv = *(u64 *)(src + XSAVE_HDR_OFFSET); |
4479 | u64 valid; | |
4480 | ||
4481 | /* | |
4482 | * Copy legacy XSAVE area, to avoid complications with CPUID | |
4483 | * leaves 0 and 1 in the loop below. | |
4484 | */ | |
4485 | memcpy(xsave, src, XSAVE_HDR_OFFSET); | |
4486 | ||
4487 | /* Set XSTATE_BV and possibly XCOMP_BV. */ | |
400e4b20 | 4488 | xsave->header.xfeatures = xstate_bv; |
782511b0 | 4489 | if (boot_cpu_has(X86_FEATURE_XSAVES)) |
3a54450b | 4490 | xsave->header.xcomp_bv = host_xcr0 | XSTATE_COMPACTION_ENABLED; |
df1daba7 PB |
4491 | |
4492 | /* | |
4493 | * Copy each region from the non-compacted offset to the | |
4494 | * possibly compacted offset. | |
4495 | */ | |
d91cab78 | 4496 | valid = xstate_bv & ~XFEATURE_MASK_FPSSE; |
df1daba7 | 4497 | while (valid) { |
abd16d68 SAS |
4498 | u64 xfeature_mask = valid & -valid; |
4499 | int xfeature_nr = fls64(xfeature_mask) - 1; | |
4500 | void *dest = get_xsave_addr(xsave, xfeature_nr); | |
df1daba7 PB |
4501 | |
4502 | if (dest) { | |
4503 | u32 size, offset, ecx, edx; | |
abd16d68 | 4504 | cpuid_count(XSTATE_CPUID, xfeature_nr, |
df1daba7 | 4505 | &size, &offset, &ecx, &edx); |
abd16d68 | 4506 | if (xfeature_nr == XFEATURE_PKRU) |
38cfd5e3 PB |
4507 | memcpy(&vcpu->arch.pkru, src + offset, |
4508 | sizeof(vcpu->arch.pkru)); | |
4509 | else | |
4510 | memcpy(dest, src + offset, size); | |
ee4100da | 4511 | } |
df1daba7 | 4512 | |
abd16d68 | 4513 | valid -= xfeature_mask; |
df1daba7 PB |
4514 | } |
4515 | } | |
4516 | ||
2d5b5a66 SY |
4517 | static void kvm_vcpu_ioctl_x86_get_xsave(struct kvm_vcpu *vcpu, |
4518 | struct kvm_xsave *guest_xsave) | |
4519 | { | |
ed02b213 TL |
4520 | if (!vcpu->arch.guest_fpu) |
4521 | return; | |
4522 | ||
d366bf7e | 4523 | if (boot_cpu_has(X86_FEATURE_XSAVE)) { |
df1daba7 PB |
4524 | memset(guest_xsave, 0, sizeof(struct kvm_xsave)); |
4525 | fill_xsave((u8 *) guest_xsave->region, vcpu); | |
4344ee98 | 4526 | } else { |
2d5b5a66 | 4527 | memcpy(guest_xsave->region, |
b666a4b6 | 4528 | &vcpu->arch.guest_fpu->state.fxsave, |
c47ada30 | 4529 | sizeof(struct fxregs_state)); |
2d5b5a66 | 4530 | *(u64 *)&guest_xsave->region[XSAVE_HDR_OFFSET / sizeof(u32)] = |
d91cab78 | 4531 | XFEATURE_MASK_FPSSE; |
2d5b5a66 SY |
4532 | } |
4533 | } | |
4534 | ||
a575813b WL |
4535 | #define XSAVE_MXCSR_OFFSET 24 |
4536 | ||
2d5b5a66 SY |
4537 | static int kvm_vcpu_ioctl_x86_set_xsave(struct kvm_vcpu *vcpu, |
4538 | struct kvm_xsave *guest_xsave) | |
4539 | { | |
ed02b213 TL |
4540 | u64 xstate_bv; |
4541 | u32 mxcsr; | |
4542 | ||
4543 | if (!vcpu->arch.guest_fpu) | |
4544 | return 0; | |
4545 | ||
4546 | xstate_bv = *(u64 *)&guest_xsave->region[XSAVE_HDR_OFFSET / sizeof(u32)]; | |
4547 | mxcsr = *(u32 *)&guest_xsave->region[XSAVE_MXCSR_OFFSET / sizeof(u32)]; | |
2d5b5a66 | 4548 | |
d366bf7e | 4549 | if (boot_cpu_has(X86_FEATURE_XSAVE)) { |
d7876f1b PB |
4550 | /* |
4551 | * Here we allow setting states that are not present in | |
4552 | * CPUID leaf 0xD, index 0, EDX:EAX. This is for compatibility | |
4553 | * with old userspace. | |
4554 | */ | |
cfc48181 | 4555 | if (xstate_bv & ~supported_xcr0 || mxcsr & ~mxcsr_feature_mask) |
d7876f1b | 4556 | return -EINVAL; |
df1daba7 | 4557 | load_xsave(vcpu, (u8 *)guest_xsave->region); |
d7876f1b | 4558 | } else { |
a575813b WL |
4559 | if (xstate_bv & ~XFEATURE_MASK_FPSSE || |
4560 | mxcsr & ~mxcsr_feature_mask) | |
2d5b5a66 | 4561 | return -EINVAL; |
b666a4b6 | 4562 | memcpy(&vcpu->arch.guest_fpu->state.fxsave, |
c47ada30 | 4563 | guest_xsave->region, sizeof(struct fxregs_state)); |
2d5b5a66 SY |
4564 | } |
4565 | return 0; | |
4566 | } | |
4567 | ||
4568 | static void kvm_vcpu_ioctl_x86_get_xcrs(struct kvm_vcpu *vcpu, | |
4569 | struct kvm_xcrs *guest_xcrs) | |
4570 | { | |
d366bf7e | 4571 | if (!boot_cpu_has(X86_FEATURE_XSAVE)) { |
2d5b5a66 SY |
4572 | guest_xcrs->nr_xcrs = 0; |
4573 | return; | |
4574 | } | |
4575 | ||
4576 | guest_xcrs->nr_xcrs = 1; | |
4577 | guest_xcrs->flags = 0; | |
4578 | guest_xcrs->xcrs[0].xcr = XCR_XFEATURE_ENABLED_MASK; | |
4579 | guest_xcrs->xcrs[0].value = vcpu->arch.xcr0; | |
4580 | } | |
4581 | ||
4582 | static int kvm_vcpu_ioctl_x86_set_xcrs(struct kvm_vcpu *vcpu, | |
4583 | struct kvm_xcrs *guest_xcrs) | |
4584 | { | |
4585 | int i, r = 0; | |
4586 | ||
d366bf7e | 4587 | if (!boot_cpu_has(X86_FEATURE_XSAVE)) |
2d5b5a66 SY |
4588 | return -EINVAL; |
4589 | ||
4590 | if (guest_xcrs->nr_xcrs > KVM_MAX_XCRS || guest_xcrs->flags) | |
4591 | return -EINVAL; | |
4592 | ||
4593 | for (i = 0; i < guest_xcrs->nr_xcrs; i++) | |
4594 | /* Only support XCR0 currently */ | |
c67a04cb | 4595 | if (guest_xcrs->xcrs[i].xcr == XCR_XFEATURE_ENABLED_MASK) { |
2d5b5a66 | 4596 | r = __kvm_set_xcr(vcpu, XCR_XFEATURE_ENABLED_MASK, |
c67a04cb | 4597 | guest_xcrs->xcrs[i].value); |
2d5b5a66 SY |
4598 | break; |
4599 | } | |
4600 | if (r) | |
4601 | r = -EINVAL; | |
4602 | return r; | |
4603 | } | |
4604 | ||
1c0b28c2 EM |
4605 | /* |
4606 | * kvm_set_guest_paused() indicates to the guest kernel that it has been | |
4607 | * stopped by the hypervisor. This function will be called from the host only. | |
4608 | * EINVAL is returned when the host attempts to set the flag for a guest that | |
4609 | * does not support pv clocks. | |
4610 | */ | |
4611 | static int kvm_set_guest_paused(struct kvm_vcpu *vcpu) | |
4612 | { | |
0b79459b | 4613 | if (!vcpu->arch.pv_time_enabled) |
1c0b28c2 | 4614 | return -EINVAL; |
51d59c6b | 4615 | vcpu->arch.pvclock_set_guest_stopped_request = true; |
1c0b28c2 EM |
4616 | kvm_make_request(KVM_REQ_CLOCK_UPDATE, vcpu); |
4617 | return 0; | |
4618 | } | |
4619 | ||
5c919412 AS |
4620 | static int kvm_vcpu_ioctl_enable_cap(struct kvm_vcpu *vcpu, |
4621 | struct kvm_enable_cap *cap) | |
4622 | { | |
57b119da VK |
4623 | int r; |
4624 | uint16_t vmcs_version; | |
4625 | void __user *user_ptr; | |
4626 | ||
5c919412 AS |
4627 | if (cap->flags) |
4628 | return -EINVAL; | |
4629 | ||
4630 | switch (cap->cap) { | |
efc479e6 RK |
4631 | case KVM_CAP_HYPERV_SYNIC2: |
4632 | if (cap->args[0]) | |
4633 | return -EINVAL; | |
df561f66 | 4634 | fallthrough; |
b2869f28 | 4635 | |
5c919412 | 4636 | case KVM_CAP_HYPERV_SYNIC: |
546d87e5 WL |
4637 | if (!irqchip_in_kernel(vcpu->kvm)) |
4638 | return -EINVAL; | |
efc479e6 RK |
4639 | return kvm_hv_activate_synic(vcpu, cap->cap == |
4640 | KVM_CAP_HYPERV_SYNIC2); | |
57b119da | 4641 | case KVM_CAP_HYPERV_ENLIGHTENED_VMCS: |
33b22172 | 4642 | if (!kvm_x86_ops.nested_ops->enable_evmcs) |
5158917c | 4643 | return -ENOTTY; |
33b22172 | 4644 | r = kvm_x86_ops.nested_ops->enable_evmcs(vcpu, &vmcs_version); |
57b119da VK |
4645 | if (!r) { |
4646 | user_ptr = (void __user *)(uintptr_t)cap->args[0]; | |
4647 | if (copy_to_user(user_ptr, &vmcs_version, | |
4648 | sizeof(vmcs_version))) | |
4649 | r = -EFAULT; | |
4650 | } | |
4651 | return r; | |
344c6c80 | 4652 | case KVM_CAP_HYPERV_DIRECT_TLBFLUSH: |
afaf0b2f | 4653 | if (!kvm_x86_ops.enable_direct_tlbflush) |
344c6c80 TL |
4654 | return -ENOTTY; |
4655 | ||
afaf0b2f | 4656 | return kvm_x86_ops.enable_direct_tlbflush(vcpu); |
57b119da | 4657 | |
66570e96 OU |
4658 | case KVM_CAP_ENFORCE_PV_FEATURE_CPUID: |
4659 | vcpu->arch.pv_cpuid.enforce = cap->args[0]; | |
01b4f510 OU |
4660 | if (vcpu->arch.pv_cpuid.enforce) |
4661 | kvm_update_pv_runtime(vcpu); | |
66570e96 OU |
4662 | |
4663 | return 0; | |
4664 | ||
5c919412 AS |
4665 | default: |
4666 | return -EINVAL; | |
4667 | } | |
4668 | } | |
4669 | ||
313a3dc7 CO |
4670 | long kvm_arch_vcpu_ioctl(struct file *filp, |
4671 | unsigned int ioctl, unsigned long arg) | |
4672 | { | |
4673 | struct kvm_vcpu *vcpu = filp->private_data; | |
4674 | void __user *argp = (void __user *)arg; | |
4675 | int r; | |
d1ac91d8 AK |
4676 | union { |
4677 | struct kvm_lapic_state *lapic; | |
4678 | struct kvm_xsave *xsave; | |
4679 | struct kvm_xcrs *xcrs; | |
4680 | void *buffer; | |
4681 | } u; | |
4682 | ||
9b062471 CD |
4683 | vcpu_load(vcpu); |
4684 | ||
d1ac91d8 | 4685 | u.buffer = NULL; |
313a3dc7 CO |
4686 | switch (ioctl) { |
4687 | case KVM_GET_LAPIC: { | |
2204ae3c | 4688 | r = -EINVAL; |
bce87cce | 4689 | if (!lapic_in_kernel(vcpu)) |
2204ae3c | 4690 | goto out; |
254272ce BG |
4691 | u.lapic = kzalloc(sizeof(struct kvm_lapic_state), |
4692 | GFP_KERNEL_ACCOUNT); | |
313a3dc7 | 4693 | |
b772ff36 | 4694 | r = -ENOMEM; |
d1ac91d8 | 4695 | if (!u.lapic) |
b772ff36 | 4696 | goto out; |
d1ac91d8 | 4697 | r = kvm_vcpu_ioctl_get_lapic(vcpu, u.lapic); |
313a3dc7 CO |
4698 | if (r) |
4699 | goto out; | |
4700 | r = -EFAULT; | |
d1ac91d8 | 4701 | if (copy_to_user(argp, u.lapic, sizeof(struct kvm_lapic_state))) |
313a3dc7 CO |
4702 | goto out; |
4703 | r = 0; | |
4704 | break; | |
4705 | } | |
4706 | case KVM_SET_LAPIC: { | |
2204ae3c | 4707 | r = -EINVAL; |
bce87cce | 4708 | if (!lapic_in_kernel(vcpu)) |
2204ae3c | 4709 | goto out; |
ff5c2c03 | 4710 | u.lapic = memdup_user(argp, sizeof(*u.lapic)); |
9b062471 CD |
4711 | if (IS_ERR(u.lapic)) { |
4712 | r = PTR_ERR(u.lapic); | |
4713 | goto out_nofree; | |
4714 | } | |
ff5c2c03 | 4715 | |
d1ac91d8 | 4716 | r = kvm_vcpu_ioctl_set_lapic(vcpu, u.lapic); |
313a3dc7 CO |
4717 | break; |
4718 | } | |
f77bc6a4 ZX |
4719 | case KVM_INTERRUPT: { |
4720 | struct kvm_interrupt irq; | |
4721 | ||
4722 | r = -EFAULT; | |
0e96f31e | 4723 | if (copy_from_user(&irq, argp, sizeof(irq))) |
f77bc6a4 ZX |
4724 | goto out; |
4725 | r = kvm_vcpu_ioctl_interrupt(vcpu, &irq); | |
f77bc6a4 ZX |
4726 | break; |
4727 | } | |
c4abb7c9 JK |
4728 | case KVM_NMI: { |
4729 | r = kvm_vcpu_ioctl_nmi(vcpu); | |
c4abb7c9 JK |
4730 | break; |
4731 | } | |
f077825a PB |
4732 | case KVM_SMI: { |
4733 | r = kvm_vcpu_ioctl_smi(vcpu); | |
4734 | break; | |
4735 | } | |
313a3dc7 CO |
4736 | case KVM_SET_CPUID: { |
4737 | struct kvm_cpuid __user *cpuid_arg = argp; | |
4738 | struct kvm_cpuid cpuid; | |
4739 | ||
4740 | r = -EFAULT; | |
0e96f31e | 4741 | if (copy_from_user(&cpuid, cpuid_arg, sizeof(cpuid))) |
313a3dc7 CO |
4742 | goto out; |
4743 | r = kvm_vcpu_ioctl_set_cpuid(vcpu, &cpuid, cpuid_arg->entries); | |
313a3dc7 CO |
4744 | break; |
4745 | } | |
07716717 DK |
4746 | case KVM_SET_CPUID2: { |
4747 | struct kvm_cpuid2 __user *cpuid_arg = argp; | |
4748 | struct kvm_cpuid2 cpuid; | |
4749 | ||
4750 | r = -EFAULT; | |
0e96f31e | 4751 | if (copy_from_user(&cpuid, cpuid_arg, sizeof(cpuid))) |
07716717 DK |
4752 | goto out; |
4753 | r = kvm_vcpu_ioctl_set_cpuid2(vcpu, &cpuid, | |
19355475 | 4754 | cpuid_arg->entries); |
07716717 DK |
4755 | break; |
4756 | } | |
4757 | case KVM_GET_CPUID2: { | |
4758 | struct kvm_cpuid2 __user *cpuid_arg = argp; | |
4759 | struct kvm_cpuid2 cpuid; | |
4760 | ||
4761 | r = -EFAULT; | |
0e96f31e | 4762 | if (copy_from_user(&cpuid, cpuid_arg, sizeof(cpuid))) |
07716717 DK |
4763 | goto out; |
4764 | r = kvm_vcpu_ioctl_get_cpuid2(vcpu, &cpuid, | |
19355475 | 4765 | cpuid_arg->entries); |
07716717 DK |
4766 | if (r) |
4767 | goto out; | |
4768 | r = -EFAULT; | |
0e96f31e | 4769 | if (copy_to_user(cpuid_arg, &cpuid, sizeof(cpuid))) |
07716717 DK |
4770 | goto out; |
4771 | r = 0; | |
4772 | break; | |
4773 | } | |
801e459a TL |
4774 | case KVM_GET_MSRS: { |
4775 | int idx = srcu_read_lock(&vcpu->kvm->srcu); | |
609e36d3 | 4776 | r = msr_io(vcpu, argp, do_get_msr, 1); |
801e459a | 4777 | srcu_read_unlock(&vcpu->kvm->srcu, idx); |
313a3dc7 | 4778 | break; |
801e459a TL |
4779 | } |
4780 | case KVM_SET_MSRS: { | |
4781 | int idx = srcu_read_lock(&vcpu->kvm->srcu); | |
313a3dc7 | 4782 | r = msr_io(vcpu, argp, do_set_msr, 0); |
801e459a | 4783 | srcu_read_unlock(&vcpu->kvm->srcu, idx); |
313a3dc7 | 4784 | break; |
801e459a | 4785 | } |
b209749f AK |
4786 | case KVM_TPR_ACCESS_REPORTING: { |
4787 | struct kvm_tpr_access_ctl tac; | |
4788 | ||
4789 | r = -EFAULT; | |
0e96f31e | 4790 | if (copy_from_user(&tac, argp, sizeof(tac))) |
b209749f AK |
4791 | goto out; |
4792 | r = vcpu_ioctl_tpr_access_reporting(vcpu, &tac); | |
4793 | if (r) | |
4794 | goto out; | |
4795 | r = -EFAULT; | |
0e96f31e | 4796 | if (copy_to_user(argp, &tac, sizeof(tac))) |
b209749f AK |
4797 | goto out; |
4798 | r = 0; | |
4799 | break; | |
4800 | }; | |
b93463aa AK |
4801 | case KVM_SET_VAPIC_ADDR: { |
4802 | struct kvm_vapic_addr va; | |
7301d6ab | 4803 | int idx; |
b93463aa AK |
4804 | |
4805 | r = -EINVAL; | |
35754c98 | 4806 | if (!lapic_in_kernel(vcpu)) |
b93463aa AK |
4807 | goto out; |
4808 | r = -EFAULT; | |
0e96f31e | 4809 | if (copy_from_user(&va, argp, sizeof(va))) |
b93463aa | 4810 | goto out; |
7301d6ab | 4811 | idx = srcu_read_lock(&vcpu->kvm->srcu); |
fda4e2e8 | 4812 | r = kvm_lapic_set_vapic_addr(vcpu, va.vapic_addr); |
7301d6ab | 4813 | srcu_read_unlock(&vcpu->kvm->srcu, idx); |
b93463aa AK |
4814 | break; |
4815 | } | |
890ca9ae HY |
4816 | case KVM_X86_SETUP_MCE: { |
4817 | u64 mcg_cap; | |
4818 | ||
4819 | r = -EFAULT; | |
0e96f31e | 4820 | if (copy_from_user(&mcg_cap, argp, sizeof(mcg_cap))) |
890ca9ae HY |
4821 | goto out; |
4822 | r = kvm_vcpu_ioctl_x86_setup_mce(vcpu, mcg_cap); | |
4823 | break; | |
4824 | } | |
4825 | case KVM_X86_SET_MCE: { | |
4826 | struct kvm_x86_mce mce; | |
4827 | ||
4828 | r = -EFAULT; | |
0e96f31e | 4829 | if (copy_from_user(&mce, argp, sizeof(mce))) |
890ca9ae HY |
4830 | goto out; |
4831 | r = kvm_vcpu_ioctl_x86_set_mce(vcpu, &mce); | |
4832 | break; | |
4833 | } | |
3cfc3092 JK |
4834 | case KVM_GET_VCPU_EVENTS: { |
4835 | struct kvm_vcpu_events events; | |
4836 | ||
4837 | kvm_vcpu_ioctl_x86_get_vcpu_events(vcpu, &events); | |
4838 | ||
4839 | r = -EFAULT; | |
4840 | if (copy_to_user(argp, &events, sizeof(struct kvm_vcpu_events))) | |
4841 | break; | |
4842 | r = 0; | |
4843 | break; | |
4844 | } | |
4845 | case KVM_SET_VCPU_EVENTS: { | |
4846 | struct kvm_vcpu_events events; | |
4847 | ||
4848 | r = -EFAULT; | |
4849 | if (copy_from_user(&events, argp, sizeof(struct kvm_vcpu_events))) | |
4850 | break; | |
4851 | ||
4852 | r = kvm_vcpu_ioctl_x86_set_vcpu_events(vcpu, &events); | |
4853 | break; | |
4854 | } | |
a1efbe77 JK |
4855 | case KVM_GET_DEBUGREGS: { |
4856 | struct kvm_debugregs dbgregs; | |
4857 | ||
4858 | kvm_vcpu_ioctl_x86_get_debugregs(vcpu, &dbgregs); | |
4859 | ||
4860 | r = -EFAULT; | |
4861 | if (copy_to_user(argp, &dbgregs, | |
4862 | sizeof(struct kvm_debugregs))) | |
4863 | break; | |
4864 | r = 0; | |
4865 | break; | |
4866 | } | |
4867 | case KVM_SET_DEBUGREGS: { | |
4868 | struct kvm_debugregs dbgregs; | |
4869 | ||
4870 | r = -EFAULT; | |
4871 | if (copy_from_user(&dbgregs, argp, | |
4872 | sizeof(struct kvm_debugregs))) | |
4873 | break; | |
4874 | ||
4875 | r = kvm_vcpu_ioctl_x86_set_debugregs(vcpu, &dbgregs); | |
4876 | break; | |
4877 | } | |
2d5b5a66 | 4878 | case KVM_GET_XSAVE: { |
254272ce | 4879 | u.xsave = kzalloc(sizeof(struct kvm_xsave), GFP_KERNEL_ACCOUNT); |
2d5b5a66 | 4880 | r = -ENOMEM; |
d1ac91d8 | 4881 | if (!u.xsave) |
2d5b5a66 SY |
4882 | break; |
4883 | ||
d1ac91d8 | 4884 | kvm_vcpu_ioctl_x86_get_xsave(vcpu, u.xsave); |
2d5b5a66 SY |
4885 | |
4886 | r = -EFAULT; | |
d1ac91d8 | 4887 | if (copy_to_user(argp, u.xsave, sizeof(struct kvm_xsave))) |
2d5b5a66 SY |
4888 | break; |
4889 | r = 0; | |
4890 | break; | |
4891 | } | |
4892 | case KVM_SET_XSAVE: { | |
ff5c2c03 | 4893 | u.xsave = memdup_user(argp, sizeof(*u.xsave)); |
9b062471 CD |
4894 | if (IS_ERR(u.xsave)) { |
4895 | r = PTR_ERR(u.xsave); | |
4896 | goto out_nofree; | |
4897 | } | |
2d5b5a66 | 4898 | |
d1ac91d8 | 4899 | r = kvm_vcpu_ioctl_x86_set_xsave(vcpu, u.xsave); |
2d5b5a66 SY |
4900 | break; |
4901 | } | |
4902 | case KVM_GET_XCRS: { | |
254272ce | 4903 | u.xcrs = kzalloc(sizeof(struct kvm_xcrs), GFP_KERNEL_ACCOUNT); |
2d5b5a66 | 4904 | r = -ENOMEM; |
d1ac91d8 | 4905 | if (!u.xcrs) |
2d5b5a66 SY |
4906 | break; |
4907 | ||
d1ac91d8 | 4908 | kvm_vcpu_ioctl_x86_get_xcrs(vcpu, u.xcrs); |
2d5b5a66 SY |
4909 | |
4910 | r = -EFAULT; | |
d1ac91d8 | 4911 | if (copy_to_user(argp, u.xcrs, |
2d5b5a66 SY |
4912 | sizeof(struct kvm_xcrs))) |
4913 | break; | |
4914 | r = 0; | |
4915 | break; | |
4916 | } | |
4917 | case KVM_SET_XCRS: { | |
ff5c2c03 | 4918 | u.xcrs = memdup_user(argp, sizeof(*u.xcrs)); |
9b062471 CD |
4919 | if (IS_ERR(u.xcrs)) { |
4920 | r = PTR_ERR(u.xcrs); | |
4921 | goto out_nofree; | |
4922 | } | |
2d5b5a66 | 4923 | |
d1ac91d8 | 4924 | r = kvm_vcpu_ioctl_x86_set_xcrs(vcpu, u.xcrs); |
2d5b5a66 SY |
4925 | break; |
4926 | } | |
92a1f12d JR |
4927 | case KVM_SET_TSC_KHZ: { |
4928 | u32 user_tsc_khz; | |
4929 | ||
4930 | r = -EINVAL; | |
92a1f12d JR |
4931 | user_tsc_khz = (u32)arg; |
4932 | ||
26769f96 MT |
4933 | if (kvm_has_tsc_control && |
4934 | user_tsc_khz >= kvm_max_guest_tsc_khz) | |
92a1f12d JR |
4935 | goto out; |
4936 | ||
cc578287 ZA |
4937 | if (user_tsc_khz == 0) |
4938 | user_tsc_khz = tsc_khz; | |
4939 | ||
381d585c HZ |
4940 | if (!kvm_set_tsc_khz(vcpu, user_tsc_khz)) |
4941 | r = 0; | |
92a1f12d | 4942 | |
92a1f12d JR |
4943 | goto out; |
4944 | } | |
4945 | case KVM_GET_TSC_KHZ: { | |
cc578287 | 4946 | r = vcpu->arch.virtual_tsc_khz; |
92a1f12d JR |
4947 | goto out; |
4948 | } | |
1c0b28c2 EM |
4949 | case KVM_KVMCLOCK_CTRL: { |
4950 | r = kvm_set_guest_paused(vcpu); | |
4951 | goto out; | |
4952 | } | |
5c919412 AS |
4953 | case KVM_ENABLE_CAP: { |
4954 | struct kvm_enable_cap cap; | |
4955 | ||
4956 | r = -EFAULT; | |
4957 | if (copy_from_user(&cap, argp, sizeof(cap))) | |
4958 | goto out; | |
4959 | r = kvm_vcpu_ioctl_enable_cap(vcpu, &cap); | |
4960 | break; | |
4961 | } | |
8fcc4b59 JM |
4962 | case KVM_GET_NESTED_STATE: { |
4963 | struct kvm_nested_state __user *user_kvm_nested_state = argp; | |
4964 | u32 user_data_size; | |
4965 | ||
4966 | r = -EINVAL; | |
33b22172 | 4967 | if (!kvm_x86_ops.nested_ops->get_state) |
8fcc4b59 JM |
4968 | break; |
4969 | ||
4970 | BUILD_BUG_ON(sizeof(user_data_size) != sizeof(user_kvm_nested_state->size)); | |
26b471c7 | 4971 | r = -EFAULT; |
8fcc4b59 | 4972 | if (get_user(user_data_size, &user_kvm_nested_state->size)) |
26b471c7 | 4973 | break; |
8fcc4b59 | 4974 | |
33b22172 PB |
4975 | r = kvm_x86_ops.nested_ops->get_state(vcpu, user_kvm_nested_state, |
4976 | user_data_size); | |
8fcc4b59 | 4977 | if (r < 0) |
26b471c7 | 4978 | break; |
8fcc4b59 JM |
4979 | |
4980 | if (r > user_data_size) { | |
4981 | if (put_user(r, &user_kvm_nested_state->size)) | |
26b471c7 LA |
4982 | r = -EFAULT; |
4983 | else | |
4984 | r = -E2BIG; | |
4985 | break; | |
8fcc4b59 | 4986 | } |
26b471c7 | 4987 | |
8fcc4b59 JM |
4988 | r = 0; |
4989 | break; | |
4990 | } | |
4991 | case KVM_SET_NESTED_STATE: { | |
4992 | struct kvm_nested_state __user *user_kvm_nested_state = argp; | |
4993 | struct kvm_nested_state kvm_state; | |
ad5996d9 | 4994 | int idx; |
8fcc4b59 JM |
4995 | |
4996 | r = -EINVAL; | |
33b22172 | 4997 | if (!kvm_x86_ops.nested_ops->set_state) |
8fcc4b59 JM |
4998 | break; |
4999 | ||
26b471c7 | 5000 | r = -EFAULT; |
8fcc4b59 | 5001 | if (copy_from_user(&kvm_state, user_kvm_nested_state, sizeof(kvm_state))) |
26b471c7 | 5002 | break; |
8fcc4b59 | 5003 | |
26b471c7 | 5004 | r = -EINVAL; |
8fcc4b59 | 5005 | if (kvm_state.size < sizeof(kvm_state)) |
26b471c7 | 5006 | break; |
8fcc4b59 JM |
5007 | |
5008 | if (kvm_state.flags & | |
8cab6507 | 5009 | ~(KVM_STATE_NESTED_RUN_PENDING | KVM_STATE_NESTED_GUEST_MODE |
cc440cda PB |
5010 | | KVM_STATE_NESTED_EVMCS | KVM_STATE_NESTED_MTF_PENDING |
5011 | | KVM_STATE_NESTED_GIF_SET)) | |
26b471c7 | 5012 | break; |
8fcc4b59 JM |
5013 | |
5014 | /* nested_run_pending implies guest_mode. */ | |
8cab6507 VK |
5015 | if ((kvm_state.flags & KVM_STATE_NESTED_RUN_PENDING) |
5016 | && !(kvm_state.flags & KVM_STATE_NESTED_GUEST_MODE)) | |
26b471c7 | 5017 | break; |
8fcc4b59 | 5018 | |
ad5996d9 | 5019 | idx = srcu_read_lock(&vcpu->kvm->srcu); |
33b22172 | 5020 | r = kvm_x86_ops.nested_ops->set_state(vcpu, user_kvm_nested_state, &kvm_state); |
ad5996d9 | 5021 | srcu_read_unlock(&vcpu->kvm->srcu, idx); |
8fcc4b59 JM |
5022 | break; |
5023 | } | |
c21d54f0 VK |
5024 | case KVM_GET_SUPPORTED_HV_CPUID: |
5025 | r = kvm_ioctl_get_supported_hv_cpuid(vcpu, argp); | |
2bc39970 | 5026 | break; |
313a3dc7 CO |
5027 | default: |
5028 | r = -EINVAL; | |
5029 | } | |
5030 | out: | |
d1ac91d8 | 5031 | kfree(u.buffer); |
9b062471 CD |
5032 | out_nofree: |
5033 | vcpu_put(vcpu); | |
313a3dc7 CO |
5034 | return r; |
5035 | } | |
5036 | ||
1499fa80 | 5037 | vm_fault_t kvm_arch_vcpu_fault(struct kvm_vcpu *vcpu, struct vm_fault *vmf) |
5b1c1493 CO |
5038 | { |
5039 | return VM_FAULT_SIGBUS; | |
5040 | } | |
5041 | ||
1fe779f8 CO |
5042 | static int kvm_vm_ioctl_set_tss_addr(struct kvm *kvm, unsigned long addr) |
5043 | { | |
5044 | int ret; | |
5045 | ||
5046 | if (addr > (unsigned int)(-3 * PAGE_SIZE)) | |
951179ce | 5047 | return -EINVAL; |
afaf0b2f | 5048 | ret = kvm_x86_ops.set_tss_addr(kvm, addr); |
1fe779f8 CO |
5049 | return ret; |
5050 | } | |
5051 | ||
b927a3ce SY |
5052 | static int kvm_vm_ioctl_set_identity_map_addr(struct kvm *kvm, |
5053 | u64 ident_addr) | |
5054 | { | |
afaf0b2f | 5055 | return kvm_x86_ops.set_identity_map_addr(kvm, ident_addr); |
b927a3ce SY |
5056 | } |
5057 | ||
1fe779f8 | 5058 | static int kvm_vm_ioctl_set_nr_mmu_pages(struct kvm *kvm, |
bc8a3d89 | 5059 | unsigned long kvm_nr_mmu_pages) |
1fe779f8 CO |
5060 | { |
5061 | if (kvm_nr_mmu_pages < KVM_MIN_ALLOC_MMU_PAGES) | |
5062 | return -EINVAL; | |
5063 | ||
79fac95e | 5064 | mutex_lock(&kvm->slots_lock); |
1fe779f8 CO |
5065 | |
5066 | kvm_mmu_change_mmu_pages(kvm, kvm_nr_mmu_pages); | |
f05e70ac | 5067 | kvm->arch.n_requested_mmu_pages = kvm_nr_mmu_pages; |
1fe779f8 | 5068 | |
79fac95e | 5069 | mutex_unlock(&kvm->slots_lock); |
1fe779f8 CO |
5070 | return 0; |
5071 | } | |
5072 | ||
bc8a3d89 | 5073 | static unsigned long kvm_vm_ioctl_get_nr_mmu_pages(struct kvm *kvm) |
1fe779f8 | 5074 | { |
39de71ec | 5075 | return kvm->arch.n_max_mmu_pages; |
1fe779f8 CO |
5076 | } |
5077 | ||
1fe779f8 CO |
5078 | static int kvm_vm_ioctl_get_irqchip(struct kvm *kvm, struct kvm_irqchip *chip) |
5079 | { | |
90bca052 | 5080 | struct kvm_pic *pic = kvm->arch.vpic; |
1fe779f8 CO |
5081 | int r; |
5082 | ||
5083 | r = 0; | |
5084 | switch (chip->chip_id) { | |
5085 | case KVM_IRQCHIP_PIC_MASTER: | |
90bca052 | 5086 | memcpy(&chip->chip.pic, &pic->pics[0], |
1fe779f8 CO |
5087 | sizeof(struct kvm_pic_state)); |
5088 | break; | |
5089 | case KVM_IRQCHIP_PIC_SLAVE: | |
90bca052 | 5090 | memcpy(&chip->chip.pic, &pic->pics[1], |
1fe779f8 CO |
5091 | sizeof(struct kvm_pic_state)); |
5092 | break; | |
5093 | case KVM_IRQCHIP_IOAPIC: | |
33392b49 | 5094 | kvm_get_ioapic(kvm, &chip->chip.ioapic); |
1fe779f8 CO |
5095 | break; |
5096 | default: | |
5097 | r = -EINVAL; | |
5098 | break; | |
5099 | } | |
5100 | return r; | |
5101 | } | |
5102 | ||
5103 | static int kvm_vm_ioctl_set_irqchip(struct kvm *kvm, struct kvm_irqchip *chip) | |
5104 | { | |
90bca052 | 5105 | struct kvm_pic *pic = kvm->arch.vpic; |
1fe779f8 CO |
5106 | int r; |
5107 | ||
5108 | r = 0; | |
5109 | switch (chip->chip_id) { | |
5110 | case KVM_IRQCHIP_PIC_MASTER: | |
90bca052 DH |
5111 | spin_lock(&pic->lock); |
5112 | memcpy(&pic->pics[0], &chip->chip.pic, | |
1fe779f8 | 5113 | sizeof(struct kvm_pic_state)); |
90bca052 | 5114 | spin_unlock(&pic->lock); |
1fe779f8 CO |
5115 | break; |
5116 | case KVM_IRQCHIP_PIC_SLAVE: | |
90bca052 DH |
5117 | spin_lock(&pic->lock); |
5118 | memcpy(&pic->pics[1], &chip->chip.pic, | |
1fe779f8 | 5119 | sizeof(struct kvm_pic_state)); |
90bca052 | 5120 | spin_unlock(&pic->lock); |
1fe779f8 CO |
5121 | break; |
5122 | case KVM_IRQCHIP_IOAPIC: | |
33392b49 | 5123 | kvm_set_ioapic(kvm, &chip->chip.ioapic); |
1fe779f8 CO |
5124 | break; |
5125 | default: | |
5126 | r = -EINVAL; | |
5127 | break; | |
5128 | } | |
90bca052 | 5129 | kvm_pic_update_irq(pic); |
1fe779f8 CO |
5130 | return r; |
5131 | } | |
5132 | ||
e0f63cb9 SY |
5133 | static int kvm_vm_ioctl_get_pit(struct kvm *kvm, struct kvm_pit_state *ps) |
5134 | { | |
34f3941c RK |
5135 | struct kvm_kpit_state *kps = &kvm->arch.vpit->pit_state; |
5136 | ||
5137 | BUILD_BUG_ON(sizeof(*ps) != sizeof(kps->channels)); | |
5138 | ||
5139 | mutex_lock(&kps->lock); | |
5140 | memcpy(ps, &kps->channels, sizeof(*ps)); | |
5141 | mutex_unlock(&kps->lock); | |
2da29bcc | 5142 | return 0; |
e0f63cb9 SY |
5143 | } |
5144 | ||
5145 | static int kvm_vm_ioctl_set_pit(struct kvm *kvm, struct kvm_pit_state *ps) | |
5146 | { | |
0185604c | 5147 | int i; |
09edea72 RK |
5148 | struct kvm_pit *pit = kvm->arch.vpit; |
5149 | ||
5150 | mutex_lock(&pit->pit_state.lock); | |
34f3941c | 5151 | memcpy(&pit->pit_state.channels, ps, sizeof(*ps)); |
0185604c | 5152 | for (i = 0; i < 3; i++) |
09edea72 RK |
5153 | kvm_pit_load_count(pit, i, ps->channels[i].count, 0); |
5154 | mutex_unlock(&pit->pit_state.lock); | |
2da29bcc | 5155 | return 0; |
e9f42757 BK |
5156 | } |
5157 | ||
5158 | static int kvm_vm_ioctl_get_pit2(struct kvm *kvm, struct kvm_pit_state2 *ps) | |
5159 | { | |
e9f42757 BK |
5160 | mutex_lock(&kvm->arch.vpit->pit_state.lock); |
5161 | memcpy(ps->channels, &kvm->arch.vpit->pit_state.channels, | |
5162 | sizeof(ps->channels)); | |
5163 | ps->flags = kvm->arch.vpit->pit_state.flags; | |
5164 | mutex_unlock(&kvm->arch.vpit->pit_state.lock); | |
97e69aa6 | 5165 | memset(&ps->reserved, 0, sizeof(ps->reserved)); |
2da29bcc | 5166 | return 0; |
e9f42757 BK |
5167 | } |
5168 | ||
5169 | static int kvm_vm_ioctl_set_pit2(struct kvm *kvm, struct kvm_pit_state2 *ps) | |
5170 | { | |
2da29bcc | 5171 | int start = 0; |
0185604c | 5172 | int i; |
e9f42757 | 5173 | u32 prev_legacy, cur_legacy; |
09edea72 RK |
5174 | struct kvm_pit *pit = kvm->arch.vpit; |
5175 | ||
5176 | mutex_lock(&pit->pit_state.lock); | |
5177 | prev_legacy = pit->pit_state.flags & KVM_PIT_FLAGS_HPET_LEGACY; | |
e9f42757 BK |
5178 | cur_legacy = ps->flags & KVM_PIT_FLAGS_HPET_LEGACY; |
5179 | if (!prev_legacy && cur_legacy) | |
5180 | start = 1; | |
09edea72 RK |
5181 | memcpy(&pit->pit_state.channels, &ps->channels, |
5182 | sizeof(pit->pit_state.channels)); | |
5183 | pit->pit_state.flags = ps->flags; | |
0185604c | 5184 | for (i = 0; i < 3; i++) |
09edea72 | 5185 | kvm_pit_load_count(pit, i, pit->pit_state.channels[i].count, |
e5e57e7a | 5186 | start && i == 0); |
09edea72 | 5187 | mutex_unlock(&pit->pit_state.lock); |
2da29bcc | 5188 | return 0; |
e0f63cb9 SY |
5189 | } |
5190 | ||
52d939a0 MT |
5191 | static int kvm_vm_ioctl_reinject(struct kvm *kvm, |
5192 | struct kvm_reinject_control *control) | |
5193 | { | |
71474e2f RK |
5194 | struct kvm_pit *pit = kvm->arch.vpit; |
5195 | ||
71474e2f RK |
5196 | /* pit->pit_state.lock was overloaded to prevent userspace from getting |
5197 | * an inconsistent state after running multiple KVM_REINJECT_CONTROL | |
5198 | * ioctls in parallel. Use a separate lock if that ioctl isn't rare. | |
5199 | */ | |
5200 | mutex_lock(&pit->pit_state.lock); | |
5201 | kvm_pit_set_reinject(pit, control->pit_reinject); | |
5202 | mutex_unlock(&pit->pit_state.lock); | |
b39c90b6 | 5203 | |
52d939a0 MT |
5204 | return 0; |
5205 | } | |
5206 | ||
0dff0846 | 5207 | void kvm_arch_sync_dirty_log(struct kvm *kvm, struct kvm_memory_slot *memslot) |
5bb064dc | 5208 | { |
88178fd4 KH |
5209 | /* |
5210 | * Flush potentially hardware-cached dirty pages to dirty_bitmap. | |
5211 | */ | |
afaf0b2f SC |
5212 | if (kvm_x86_ops.flush_log_dirty) |
5213 | kvm_x86_ops.flush_log_dirty(kvm); | |
5bb064dc ZX |
5214 | } |
5215 | ||
aa2fbe6d YZ |
5216 | int kvm_vm_ioctl_irq_line(struct kvm *kvm, struct kvm_irq_level *irq_event, |
5217 | bool line_status) | |
23d43cf9 CD |
5218 | { |
5219 | if (!irqchip_in_kernel(kvm)) | |
5220 | return -ENXIO; | |
5221 | ||
5222 | irq_event->status = kvm_set_irq(kvm, KVM_USERSPACE_IRQ_SOURCE_ID, | |
aa2fbe6d YZ |
5223 | irq_event->irq, irq_event->level, |
5224 | line_status); | |
23d43cf9 CD |
5225 | return 0; |
5226 | } | |
5227 | ||
e5d83c74 PB |
5228 | int kvm_vm_ioctl_enable_cap(struct kvm *kvm, |
5229 | struct kvm_enable_cap *cap) | |
90de4a18 NA |
5230 | { |
5231 | int r; | |
5232 | ||
5233 | if (cap->flags) | |
5234 | return -EINVAL; | |
5235 | ||
5236 | switch (cap->cap) { | |
5237 | case KVM_CAP_DISABLE_QUIRKS: | |
5238 | kvm->arch.disabled_quirks = cap->args[0]; | |
5239 | r = 0; | |
5240 | break; | |
49df6397 SR |
5241 | case KVM_CAP_SPLIT_IRQCHIP: { |
5242 | mutex_lock(&kvm->lock); | |
b053b2ae SR |
5243 | r = -EINVAL; |
5244 | if (cap->args[0] > MAX_NR_RESERVED_IOAPIC_PINS) | |
5245 | goto split_irqchip_unlock; | |
49df6397 SR |
5246 | r = -EEXIST; |
5247 | if (irqchip_in_kernel(kvm)) | |
5248 | goto split_irqchip_unlock; | |
557abc40 | 5249 | if (kvm->created_vcpus) |
49df6397 SR |
5250 | goto split_irqchip_unlock; |
5251 | r = kvm_setup_empty_irq_routing(kvm); | |
5c0aea0e | 5252 | if (r) |
49df6397 SR |
5253 | goto split_irqchip_unlock; |
5254 | /* Pairs with irqchip_in_kernel. */ | |
5255 | smp_wmb(); | |
49776faf | 5256 | kvm->arch.irqchip_mode = KVM_IRQCHIP_SPLIT; |
b053b2ae | 5257 | kvm->arch.nr_reserved_ioapic_pins = cap->args[0]; |
49df6397 SR |
5258 | r = 0; |
5259 | split_irqchip_unlock: | |
5260 | mutex_unlock(&kvm->lock); | |
5261 | break; | |
5262 | } | |
37131313 RK |
5263 | case KVM_CAP_X2APIC_API: |
5264 | r = -EINVAL; | |
5265 | if (cap->args[0] & ~KVM_X2APIC_API_VALID_FLAGS) | |
5266 | break; | |
5267 | ||
5268 | if (cap->args[0] & KVM_X2APIC_API_USE_32BIT_IDS) | |
5269 | kvm->arch.x2apic_format = true; | |
c519265f RK |
5270 | if (cap->args[0] & KVM_X2APIC_API_DISABLE_BROADCAST_QUIRK) |
5271 | kvm->arch.x2apic_broadcast_quirk_disabled = true; | |
37131313 RK |
5272 | |
5273 | r = 0; | |
5274 | break; | |
4d5422ce WL |
5275 | case KVM_CAP_X86_DISABLE_EXITS: |
5276 | r = -EINVAL; | |
5277 | if (cap->args[0] & ~KVM_X86_DISABLE_VALID_EXITS) | |
5278 | break; | |
5279 | ||
5280 | if ((cap->args[0] & KVM_X86_DISABLE_EXITS_MWAIT) && | |
5281 | kvm_can_mwait_in_guest()) | |
5282 | kvm->arch.mwait_in_guest = true; | |
766d3571 | 5283 | if (cap->args[0] & KVM_X86_DISABLE_EXITS_HLT) |
caa057a2 | 5284 | kvm->arch.hlt_in_guest = true; |
b31c114b WL |
5285 | if (cap->args[0] & KVM_X86_DISABLE_EXITS_PAUSE) |
5286 | kvm->arch.pause_in_guest = true; | |
b5170063 WL |
5287 | if (cap->args[0] & KVM_X86_DISABLE_EXITS_CSTATE) |
5288 | kvm->arch.cstate_in_guest = true; | |
4d5422ce WL |
5289 | r = 0; |
5290 | break; | |
6fbbde9a DS |
5291 | case KVM_CAP_MSR_PLATFORM_INFO: |
5292 | kvm->arch.guest_can_read_msr_platform_info = cap->args[0]; | |
5293 | r = 0; | |
c4f55198 JM |
5294 | break; |
5295 | case KVM_CAP_EXCEPTION_PAYLOAD: | |
5296 | kvm->arch.exception_payload_enabled = cap->args[0]; | |
5297 | r = 0; | |
6fbbde9a | 5298 | break; |
1ae09954 AG |
5299 | case KVM_CAP_X86_USER_SPACE_MSR: |
5300 | kvm->arch.user_space_msr_mask = cap->args[0]; | |
5301 | r = 0; | |
5302 | break; | |
fe6b6bc8 CQ |
5303 | case KVM_CAP_X86_BUS_LOCK_EXIT: |
5304 | r = -EINVAL; | |
5305 | if (cap->args[0] & ~KVM_BUS_LOCK_DETECTION_VALID_MODE) | |
5306 | break; | |
5307 | ||
5308 | if ((cap->args[0] & KVM_BUS_LOCK_DETECTION_OFF) && | |
5309 | (cap->args[0] & KVM_BUS_LOCK_DETECTION_EXIT)) | |
5310 | break; | |
5311 | ||
5312 | if (kvm_has_bus_lock_exit && | |
5313 | cap->args[0] & KVM_BUS_LOCK_DETECTION_EXIT) | |
5314 | kvm->arch.bus_lock_detection_enabled = true; | |
5315 | r = 0; | |
5316 | break; | |
90de4a18 NA |
5317 | default: |
5318 | r = -EINVAL; | |
5319 | break; | |
5320 | } | |
5321 | return r; | |
5322 | } | |
5323 | ||
1a155254 AG |
5324 | static void kvm_clear_msr_filter(struct kvm *kvm) |
5325 | { | |
5326 | u32 i; | |
5327 | u32 count = kvm->arch.msr_filter.count; | |
5328 | struct msr_bitmap_range ranges[16]; | |
5329 | ||
5330 | mutex_lock(&kvm->lock); | |
5331 | kvm->arch.msr_filter.count = 0; | |
5332 | memcpy(ranges, kvm->arch.msr_filter.ranges, count * sizeof(ranges[0])); | |
5333 | mutex_unlock(&kvm->lock); | |
5334 | synchronize_srcu(&kvm->srcu); | |
5335 | ||
5336 | for (i = 0; i < count; i++) | |
5337 | kfree(ranges[i].bitmap); | |
5338 | } | |
5339 | ||
5340 | static int kvm_add_msr_filter(struct kvm *kvm, struct kvm_msr_filter_range *user_range) | |
5341 | { | |
5342 | struct msr_bitmap_range *ranges = kvm->arch.msr_filter.ranges; | |
5343 | struct msr_bitmap_range range; | |
5344 | unsigned long *bitmap = NULL; | |
5345 | size_t bitmap_size; | |
5346 | int r; | |
5347 | ||
5348 | if (!user_range->nmsrs) | |
5349 | return 0; | |
5350 | ||
5351 | bitmap_size = BITS_TO_LONGS(user_range->nmsrs) * sizeof(long); | |
5352 | if (!bitmap_size || bitmap_size > KVM_MSR_FILTER_MAX_BITMAP_SIZE) | |
5353 | return -EINVAL; | |
5354 | ||
5355 | bitmap = memdup_user((__user u8*)user_range->bitmap, bitmap_size); | |
5356 | if (IS_ERR(bitmap)) | |
5357 | return PTR_ERR(bitmap); | |
5358 | ||
5359 | range = (struct msr_bitmap_range) { | |
5360 | .flags = user_range->flags, | |
5361 | .base = user_range->base, | |
5362 | .nmsrs = user_range->nmsrs, | |
5363 | .bitmap = bitmap, | |
5364 | }; | |
5365 | ||
5366 | if (range.flags & ~(KVM_MSR_FILTER_READ | KVM_MSR_FILTER_WRITE)) { | |
5367 | r = -EINVAL; | |
5368 | goto err; | |
5369 | } | |
5370 | ||
5371 | if (!range.flags) { | |
5372 | r = -EINVAL; | |
5373 | goto err; | |
5374 | } | |
5375 | ||
5376 | /* Everything ok, add this range identifier to our global pool */ | |
5377 | ranges[kvm->arch.msr_filter.count] = range; | |
5378 | /* Make sure we filled the array before we tell anyone to walk it */ | |
5379 | smp_wmb(); | |
5380 | kvm->arch.msr_filter.count++; | |
5381 | ||
5382 | return 0; | |
5383 | err: | |
5384 | kfree(bitmap); | |
5385 | return r; | |
5386 | } | |
5387 | ||
5388 | static int kvm_vm_ioctl_set_msr_filter(struct kvm *kvm, void __user *argp) | |
5389 | { | |
5390 | struct kvm_msr_filter __user *user_msr_filter = argp; | |
5391 | struct kvm_msr_filter filter; | |
5392 | bool default_allow; | |
5393 | int r = 0; | |
043248b3 | 5394 | bool empty = true; |
1a155254 AG |
5395 | u32 i; |
5396 | ||
5397 | if (copy_from_user(&filter, user_msr_filter, sizeof(filter))) | |
5398 | return -EFAULT; | |
5399 | ||
043248b3 PB |
5400 | for (i = 0; i < ARRAY_SIZE(filter.ranges); i++) |
5401 | empty &= !filter.ranges[i].nmsrs; | |
1a155254 AG |
5402 | |
5403 | default_allow = !(filter.flags & KVM_MSR_FILTER_DEFAULT_DENY); | |
043248b3 PB |
5404 | if (empty && !default_allow) |
5405 | return -EINVAL; | |
5406 | ||
5407 | kvm_clear_msr_filter(kvm); | |
5408 | ||
1a155254 AG |
5409 | kvm->arch.msr_filter.default_allow = default_allow; |
5410 | ||
5411 | /* | |
5412 | * Protect from concurrent calls to this function that could trigger | |
5413 | * a TOCTOU violation on kvm->arch.msr_filter.count. | |
5414 | */ | |
5415 | mutex_lock(&kvm->lock); | |
5416 | for (i = 0; i < ARRAY_SIZE(filter.ranges); i++) { | |
5417 | r = kvm_add_msr_filter(kvm, &filter.ranges[i]); | |
5418 | if (r) | |
5419 | break; | |
5420 | } | |
5421 | ||
5422 | kvm_make_all_cpus_request(kvm, KVM_REQ_MSR_FILTER_CHANGED); | |
5423 | mutex_unlock(&kvm->lock); | |
5424 | ||
5425 | return r; | |
5426 | } | |
5427 | ||
1fe779f8 CO |
5428 | long kvm_arch_vm_ioctl(struct file *filp, |
5429 | unsigned int ioctl, unsigned long arg) | |
5430 | { | |
5431 | struct kvm *kvm = filp->private_data; | |
5432 | void __user *argp = (void __user *)arg; | |
367e1319 | 5433 | int r = -ENOTTY; |
f0d66275 DH |
5434 | /* |
5435 | * This union makes it completely explicit to gcc-3.x | |
5436 | * that these two variables' stack usage should be | |
5437 | * combined, not added together. | |
5438 | */ | |
5439 | union { | |
5440 | struct kvm_pit_state ps; | |
e9f42757 | 5441 | struct kvm_pit_state2 ps2; |
c5ff41ce | 5442 | struct kvm_pit_config pit_config; |
f0d66275 | 5443 | } u; |
1fe779f8 CO |
5444 | |
5445 | switch (ioctl) { | |
5446 | case KVM_SET_TSS_ADDR: | |
5447 | r = kvm_vm_ioctl_set_tss_addr(kvm, arg); | |
1fe779f8 | 5448 | break; |
b927a3ce SY |
5449 | case KVM_SET_IDENTITY_MAP_ADDR: { |
5450 | u64 ident_addr; | |
5451 | ||
1af1ac91 DH |
5452 | mutex_lock(&kvm->lock); |
5453 | r = -EINVAL; | |
5454 | if (kvm->created_vcpus) | |
5455 | goto set_identity_unlock; | |
b927a3ce | 5456 | r = -EFAULT; |
0e96f31e | 5457 | if (copy_from_user(&ident_addr, argp, sizeof(ident_addr))) |
1af1ac91 | 5458 | goto set_identity_unlock; |
b927a3ce | 5459 | r = kvm_vm_ioctl_set_identity_map_addr(kvm, ident_addr); |
1af1ac91 DH |
5460 | set_identity_unlock: |
5461 | mutex_unlock(&kvm->lock); | |
b927a3ce SY |
5462 | break; |
5463 | } | |
1fe779f8 CO |
5464 | case KVM_SET_NR_MMU_PAGES: |
5465 | r = kvm_vm_ioctl_set_nr_mmu_pages(kvm, arg); | |
1fe779f8 CO |
5466 | break; |
5467 | case KVM_GET_NR_MMU_PAGES: | |
5468 | r = kvm_vm_ioctl_get_nr_mmu_pages(kvm); | |
5469 | break; | |
3ddea128 | 5470 | case KVM_CREATE_IRQCHIP: { |
3ddea128 | 5471 | mutex_lock(&kvm->lock); |
09941366 | 5472 | |
3ddea128 | 5473 | r = -EEXIST; |
35e6eaa3 | 5474 | if (irqchip_in_kernel(kvm)) |
3ddea128 | 5475 | goto create_irqchip_unlock; |
09941366 | 5476 | |
3e515705 | 5477 | r = -EINVAL; |
557abc40 | 5478 | if (kvm->created_vcpus) |
3e515705 | 5479 | goto create_irqchip_unlock; |
09941366 RK |
5480 | |
5481 | r = kvm_pic_init(kvm); | |
5482 | if (r) | |
3ddea128 | 5483 | goto create_irqchip_unlock; |
09941366 RK |
5484 | |
5485 | r = kvm_ioapic_init(kvm); | |
5486 | if (r) { | |
09941366 | 5487 | kvm_pic_destroy(kvm); |
3ddea128 | 5488 | goto create_irqchip_unlock; |
09941366 RK |
5489 | } |
5490 | ||
399ec807 AK |
5491 | r = kvm_setup_default_irq_routing(kvm); |
5492 | if (r) { | |
72bb2fcd | 5493 | kvm_ioapic_destroy(kvm); |
09941366 | 5494 | kvm_pic_destroy(kvm); |
71ba994c | 5495 | goto create_irqchip_unlock; |
399ec807 | 5496 | } |
49776faf | 5497 | /* Write kvm->irq_routing before enabling irqchip_in_kernel. */ |
71ba994c | 5498 | smp_wmb(); |
49776faf | 5499 | kvm->arch.irqchip_mode = KVM_IRQCHIP_KERNEL; |
3ddea128 MT |
5500 | create_irqchip_unlock: |
5501 | mutex_unlock(&kvm->lock); | |
1fe779f8 | 5502 | break; |
3ddea128 | 5503 | } |
7837699f | 5504 | case KVM_CREATE_PIT: |
c5ff41ce JK |
5505 | u.pit_config.flags = KVM_PIT_SPEAKER_DUMMY; |
5506 | goto create_pit; | |
5507 | case KVM_CREATE_PIT2: | |
5508 | r = -EFAULT; | |
5509 | if (copy_from_user(&u.pit_config, argp, | |
5510 | sizeof(struct kvm_pit_config))) | |
5511 | goto out; | |
5512 | create_pit: | |
250715a6 | 5513 | mutex_lock(&kvm->lock); |
269e05e4 AK |
5514 | r = -EEXIST; |
5515 | if (kvm->arch.vpit) | |
5516 | goto create_pit_unlock; | |
7837699f | 5517 | r = -ENOMEM; |
c5ff41ce | 5518 | kvm->arch.vpit = kvm_create_pit(kvm, u.pit_config.flags); |
7837699f SY |
5519 | if (kvm->arch.vpit) |
5520 | r = 0; | |
269e05e4 | 5521 | create_pit_unlock: |
250715a6 | 5522 | mutex_unlock(&kvm->lock); |
7837699f | 5523 | break; |
1fe779f8 CO |
5524 | case KVM_GET_IRQCHIP: { |
5525 | /* 0: PIC master, 1: PIC slave, 2: IOAPIC */ | |
ff5c2c03 | 5526 | struct kvm_irqchip *chip; |
1fe779f8 | 5527 | |
ff5c2c03 SL |
5528 | chip = memdup_user(argp, sizeof(*chip)); |
5529 | if (IS_ERR(chip)) { | |
5530 | r = PTR_ERR(chip); | |
1fe779f8 | 5531 | goto out; |
ff5c2c03 SL |
5532 | } |
5533 | ||
1fe779f8 | 5534 | r = -ENXIO; |
826da321 | 5535 | if (!irqchip_kernel(kvm)) |
f0d66275 DH |
5536 | goto get_irqchip_out; |
5537 | r = kvm_vm_ioctl_get_irqchip(kvm, chip); | |
1fe779f8 | 5538 | if (r) |
f0d66275 | 5539 | goto get_irqchip_out; |
1fe779f8 | 5540 | r = -EFAULT; |
0e96f31e | 5541 | if (copy_to_user(argp, chip, sizeof(*chip))) |
f0d66275 | 5542 | goto get_irqchip_out; |
1fe779f8 | 5543 | r = 0; |
f0d66275 DH |
5544 | get_irqchip_out: |
5545 | kfree(chip); | |
1fe779f8 CO |
5546 | break; |
5547 | } | |
5548 | case KVM_SET_IRQCHIP: { | |
5549 | /* 0: PIC master, 1: PIC slave, 2: IOAPIC */ | |
ff5c2c03 | 5550 | struct kvm_irqchip *chip; |
1fe779f8 | 5551 | |
ff5c2c03 SL |
5552 | chip = memdup_user(argp, sizeof(*chip)); |
5553 | if (IS_ERR(chip)) { | |
5554 | r = PTR_ERR(chip); | |
1fe779f8 | 5555 | goto out; |
ff5c2c03 SL |
5556 | } |
5557 | ||
1fe779f8 | 5558 | r = -ENXIO; |
826da321 | 5559 | if (!irqchip_kernel(kvm)) |
f0d66275 DH |
5560 | goto set_irqchip_out; |
5561 | r = kvm_vm_ioctl_set_irqchip(kvm, chip); | |
f0d66275 DH |
5562 | set_irqchip_out: |
5563 | kfree(chip); | |
1fe779f8 CO |
5564 | break; |
5565 | } | |
e0f63cb9 | 5566 | case KVM_GET_PIT: { |
e0f63cb9 | 5567 | r = -EFAULT; |
f0d66275 | 5568 | if (copy_from_user(&u.ps, argp, sizeof(struct kvm_pit_state))) |
e0f63cb9 SY |
5569 | goto out; |
5570 | r = -ENXIO; | |
5571 | if (!kvm->arch.vpit) | |
5572 | goto out; | |
f0d66275 | 5573 | r = kvm_vm_ioctl_get_pit(kvm, &u.ps); |
e0f63cb9 SY |
5574 | if (r) |
5575 | goto out; | |
5576 | r = -EFAULT; | |
f0d66275 | 5577 | if (copy_to_user(argp, &u.ps, sizeof(struct kvm_pit_state))) |
e0f63cb9 SY |
5578 | goto out; |
5579 | r = 0; | |
5580 | break; | |
5581 | } | |
5582 | case KVM_SET_PIT: { | |
e0f63cb9 | 5583 | r = -EFAULT; |
0e96f31e | 5584 | if (copy_from_user(&u.ps, argp, sizeof(u.ps))) |
e0f63cb9 | 5585 | goto out; |
7289fdb5 | 5586 | mutex_lock(&kvm->lock); |
e0f63cb9 SY |
5587 | r = -ENXIO; |
5588 | if (!kvm->arch.vpit) | |
7289fdb5 | 5589 | goto set_pit_out; |
f0d66275 | 5590 | r = kvm_vm_ioctl_set_pit(kvm, &u.ps); |
7289fdb5 SR |
5591 | set_pit_out: |
5592 | mutex_unlock(&kvm->lock); | |
e0f63cb9 SY |
5593 | break; |
5594 | } | |
e9f42757 BK |
5595 | case KVM_GET_PIT2: { |
5596 | r = -ENXIO; | |
5597 | if (!kvm->arch.vpit) | |
5598 | goto out; | |
5599 | r = kvm_vm_ioctl_get_pit2(kvm, &u.ps2); | |
5600 | if (r) | |
5601 | goto out; | |
5602 | r = -EFAULT; | |
5603 | if (copy_to_user(argp, &u.ps2, sizeof(u.ps2))) | |
5604 | goto out; | |
5605 | r = 0; | |
5606 | break; | |
5607 | } | |
5608 | case KVM_SET_PIT2: { | |
5609 | r = -EFAULT; | |
5610 | if (copy_from_user(&u.ps2, argp, sizeof(u.ps2))) | |
5611 | goto out; | |
7289fdb5 | 5612 | mutex_lock(&kvm->lock); |
e9f42757 BK |
5613 | r = -ENXIO; |
5614 | if (!kvm->arch.vpit) | |
7289fdb5 | 5615 | goto set_pit2_out; |
e9f42757 | 5616 | r = kvm_vm_ioctl_set_pit2(kvm, &u.ps2); |
7289fdb5 SR |
5617 | set_pit2_out: |
5618 | mutex_unlock(&kvm->lock); | |
e9f42757 BK |
5619 | break; |
5620 | } | |
52d939a0 MT |
5621 | case KVM_REINJECT_CONTROL: { |
5622 | struct kvm_reinject_control control; | |
5623 | r = -EFAULT; | |
5624 | if (copy_from_user(&control, argp, sizeof(control))) | |
5625 | goto out; | |
cad23e72 ML |
5626 | r = -ENXIO; |
5627 | if (!kvm->arch.vpit) | |
5628 | goto out; | |
52d939a0 | 5629 | r = kvm_vm_ioctl_reinject(kvm, &control); |
52d939a0 MT |
5630 | break; |
5631 | } | |
d71ba788 PB |
5632 | case KVM_SET_BOOT_CPU_ID: |
5633 | r = 0; | |
5634 | mutex_lock(&kvm->lock); | |
557abc40 | 5635 | if (kvm->created_vcpus) |
d71ba788 PB |
5636 | r = -EBUSY; |
5637 | else | |
5638 | kvm->arch.bsp_vcpu_id = arg; | |
5639 | mutex_unlock(&kvm->lock); | |
5640 | break; | |
ffde22ac | 5641 | case KVM_XEN_HVM_CONFIG: { |
51776043 | 5642 | struct kvm_xen_hvm_config xhc; |
ffde22ac | 5643 | r = -EFAULT; |
51776043 | 5644 | if (copy_from_user(&xhc, argp, sizeof(xhc))) |
ffde22ac ES |
5645 | goto out; |
5646 | r = -EINVAL; | |
51776043 | 5647 | if (xhc.flags) |
ffde22ac | 5648 | goto out; |
51776043 | 5649 | memcpy(&kvm->arch.xen_hvm_config, &xhc, sizeof(xhc)); |
ffde22ac ES |
5650 | r = 0; |
5651 | break; | |
5652 | } | |
afbcf7ab | 5653 | case KVM_SET_CLOCK: { |
afbcf7ab GC |
5654 | struct kvm_clock_data user_ns; |
5655 | u64 now_ns; | |
afbcf7ab GC |
5656 | |
5657 | r = -EFAULT; | |
5658 | if (copy_from_user(&user_ns, argp, sizeof(user_ns))) | |
5659 | goto out; | |
5660 | ||
5661 | r = -EINVAL; | |
5662 | if (user_ns.flags) | |
5663 | goto out; | |
5664 | ||
5665 | r = 0; | |
0bc48bea RK |
5666 | /* |
5667 | * TODO: userspace has to take care of races with VCPU_RUN, so | |
5668 | * kvm_gen_update_masterclock() can be cut down to locked | |
5669 | * pvclock_update_vm_gtod_copy(). | |
5670 | */ | |
5671 | kvm_gen_update_masterclock(kvm); | |
e891a32e | 5672 | now_ns = get_kvmclock_ns(kvm); |
108b249c | 5673 | kvm->arch.kvmclock_offset += user_ns.clock - now_ns; |
0bc48bea | 5674 | kvm_make_all_cpus_request(kvm, KVM_REQ_CLOCK_UPDATE); |
afbcf7ab GC |
5675 | break; |
5676 | } | |
5677 | case KVM_GET_CLOCK: { | |
afbcf7ab GC |
5678 | struct kvm_clock_data user_ns; |
5679 | u64 now_ns; | |
5680 | ||
e891a32e | 5681 | now_ns = get_kvmclock_ns(kvm); |
108b249c | 5682 | user_ns.clock = now_ns; |
e3fd9a93 | 5683 | user_ns.flags = kvm->arch.use_master_clock ? KVM_CLOCK_TSC_STABLE : 0; |
97e69aa6 | 5684 | memset(&user_ns.pad, 0, sizeof(user_ns.pad)); |
afbcf7ab GC |
5685 | |
5686 | r = -EFAULT; | |
5687 | if (copy_to_user(argp, &user_ns, sizeof(user_ns))) | |
5688 | goto out; | |
5689 | r = 0; | |
5690 | break; | |
5691 | } | |
5acc5c06 BS |
5692 | case KVM_MEMORY_ENCRYPT_OP: { |
5693 | r = -ENOTTY; | |
afaf0b2f SC |
5694 | if (kvm_x86_ops.mem_enc_op) |
5695 | r = kvm_x86_ops.mem_enc_op(kvm, argp); | |
5acc5c06 BS |
5696 | break; |
5697 | } | |
69eaedee BS |
5698 | case KVM_MEMORY_ENCRYPT_REG_REGION: { |
5699 | struct kvm_enc_region region; | |
5700 | ||
5701 | r = -EFAULT; | |
5702 | if (copy_from_user(®ion, argp, sizeof(region))) | |
5703 | goto out; | |
5704 | ||
5705 | r = -ENOTTY; | |
afaf0b2f SC |
5706 | if (kvm_x86_ops.mem_enc_reg_region) |
5707 | r = kvm_x86_ops.mem_enc_reg_region(kvm, ®ion); | |
69eaedee BS |
5708 | break; |
5709 | } | |
5710 | case KVM_MEMORY_ENCRYPT_UNREG_REGION: { | |
5711 | struct kvm_enc_region region; | |
5712 | ||
5713 | r = -EFAULT; | |
5714 | if (copy_from_user(®ion, argp, sizeof(region))) | |
5715 | goto out; | |
5716 | ||
5717 | r = -ENOTTY; | |
afaf0b2f SC |
5718 | if (kvm_x86_ops.mem_enc_unreg_region) |
5719 | r = kvm_x86_ops.mem_enc_unreg_region(kvm, ®ion); | |
69eaedee BS |
5720 | break; |
5721 | } | |
faeb7833 RK |
5722 | case KVM_HYPERV_EVENTFD: { |
5723 | struct kvm_hyperv_eventfd hvevfd; | |
5724 | ||
5725 | r = -EFAULT; | |
5726 | if (copy_from_user(&hvevfd, argp, sizeof(hvevfd))) | |
5727 | goto out; | |
5728 | r = kvm_vm_ioctl_hv_eventfd(kvm, &hvevfd); | |
5729 | break; | |
5730 | } | |
66bb8a06 EH |
5731 | case KVM_SET_PMU_EVENT_FILTER: |
5732 | r = kvm_vm_ioctl_set_pmu_event_filter(kvm, argp); | |
5733 | break; | |
1a155254 AG |
5734 | case KVM_X86_SET_MSR_FILTER: |
5735 | r = kvm_vm_ioctl_set_msr_filter(kvm, argp); | |
5736 | break; | |
1fe779f8 | 5737 | default: |
ad6260da | 5738 | r = -ENOTTY; |
1fe779f8 CO |
5739 | } |
5740 | out: | |
5741 | return r; | |
5742 | } | |
5743 | ||
a16b043c | 5744 | static void kvm_init_msr_list(void) |
043405e1 | 5745 | { |
24c29b7a | 5746 | struct x86_pmu_capability x86_pmu; |
043405e1 | 5747 | u32 dummy[2]; |
7a5ee6ed | 5748 | unsigned i; |
043405e1 | 5749 | |
e2ada66e | 5750 | BUILD_BUG_ON_MSG(INTEL_PMC_MAX_FIXED != 4, |
7a5ee6ed | 5751 | "Please update the fixed PMCs in msrs_to_saved_all[]"); |
24c29b7a PB |
5752 | |
5753 | perf_get_x86_pmu_capability(&x86_pmu); | |
e2ada66e | 5754 | |
6cbee2b9 XL |
5755 | num_msrs_to_save = 0; |
5756 | num_emulated_msrs = 0; | |
5757 | num_msr_based_features = 0; | |
5758 | ||
7a5ee6ed CQ |
5759 | for (i = 0; i < ARRAY_SIZE(msrs_to_save_all); i++) { |
5760 | if (rdmsr_safe(msrs_to_save_all[i], &dummy[0], &dummy[1]) < 0) | |
043405e1 | 5761 | continue; |
93c4adc7 PB |
5762 | |
5763 | /* | |
5764 | * Even MSRs that are valid in the host may not be exposed | |
9dbe6cf9 | 5765 | * to the guests in some cases. |
93c4adc7 | 5766 | */ |
7a5ee6ed | 5767 | switch (msrs_to_save_all[i]) { |
93c4adc7 | 5768 | case MSR_IA32_BNDCFGS: |
503234b3 | 5769 | if (!kvm_mpx_supported()) |
93c4adc7 PB |
5770 | continue; |
5771 | break; | |
9dbe6cf9 | 5772 | case MSR_TSC_AUX: |
13908510 | 5773 | if (!kvm_cpu_cap_has(X86_FEATURE_RDTSCP)) |
9dbe6cf9 PB |
5774 | continue; |
5775 | break; | |
f4cfcd2d ML |
5776 | case MSR_IA32_UMWAIT_CONTROL: |
5777 | if (!kvm_cpu_cap_has(X86_FEATURE_WAITPKG)) | |
5778 | continue; | |
5779 | break; | |
bf8c55d8 CP |
5780 | case MSR_IA32_RTIT_CTL: |
5781 | case MSR_IA32_RTIT_STATUS: | |
7b874c26 | 5782 | if (!kvm_cpu_cap_has(X86_FEATURE_INTEL_PT)) |
bf8c55d8 CP |
5783 | continue; |
5784 | break; | |
5785 | case MSR_IA32_RTIT_CR3_MATCH: | |
7b874c26 | 5786 | if (!kvm_cpu_cap_has(X86_FEATURE_INTEL_PT) || |
bf8c55d8 CP |
5787 | !intel_pt_validate_hw_cap(PT_CAP_cr3_filtering)) |
5788 | continue; | |
5789 | break; | |
5790 | case MSR_IA32_RTIT_OUTPUT_BASE: | |
5791 | case MSR_IA32_RTIT_OUTPUT_MASK: | |
7b874c26 | 5792 | if (!kvm_cpu_cap_has(X86_FEATURE_INTEL_PT) || |
bf8c55d8 CP |
5793 | (!intel_pt_validate_hw_cap(PT_CAP_topa_output) && |
5794 | !intel_pt_validate_hw_cap(PT_CAP_single_range_output))) | |
5795 | continue; | |
5796 | break; | |
7cb85fc4 | 5797 | case MSR_IA32_RTIT_ADDR0_A ... MSR_IA32_RTIT_ADDR3_B: |
7b874c26 | 5798 | if (!kvm_cpu_cap_has(X86_FEATURE_INTEL_PT) || |
7a5ee6ed | 5799 | msrs_to_save_all[i] - MSR_IA32_RTIT_ADDR0_A >= |
bf8c55d8 CP |
5800 | intel_pt_validate_hw_cap(PT_CAP_num_address_ranges) * 2) |
5801 | continue; | |
5802 | break; | |
cf05a67b | 5803 | case MSR_ARCH_PERFMON_PERFCTR0 ... MSR_ARCH_PERFMON_PERFCTR0 + 17: |
7a5ee6ed | 5804 | if (msrs_to_save_all[i] - MSR_ARCH_PERFMON_PERFCTR0 >= |
24c29b7a PB |
5805 | min(INTEL_PMC_MAX_GENERIC, x86_pmu.num_counters_gp)) |
5806 | continue; | |
5807 | break; | |
cf05a67b | 5808 | case MSR_ARCH_PERFMON_EVENTSEL0 ... MSR_ARCH_PERFMON_EVENTSEL0 + 17: |
7a5ee6ed | 5809 | if (msrs_to_save_all[i] - MSR_ARCH_PERFMON_EVENTSEL0 >= |
24c29b7a PB |
5810 | min(INTEL_PMC_MAX_GENERIC, x86_pmu.num_counters_gp)) |
5811 | continue; | |
7cb85fc4 | 5812 | break; |
93c4adc7 PB |
5813 | default: |
5814 | break; | |
5815 | } | |
5816 | ||
7a5ee6ed | 5817 | msrs_to_save[num_msrs_to_save++] = msrs_to_save_all[i]; |
043405e1 | 5818 | } |
62ef68bb | 5819 | |
7a5ee6ed | 5820 | for (i = 0; i < ARRAY_SIZE(emulated_msrs_all); i++) { |
5719455f | 5821 | if (!kvm_x86_ops.has_emulated_msr(NULL, emulated_msrs_all[i])) |
bc226f07 | 5822 | continue; |
62ef68bb | 5823 | |
7a5ee6ed | 5824 | emulated_msrs[num_emulated_msrs++] = emulated_msrs_all[i]; |
62ef68bb | 5825 | } |
801e459a | 5826 | |
7a5ee6ed | 5827 | for (i = 0; i < ARRAY_SIZE(msr_based_features_all); i++) { |
801e459a TL |
5828 | struct kvm_msr_entry msr; |
5829 | ||
7a5ee6ed | 5830 | msr.index = msr_based_features_all[i]; |
66421c1e | 5831 | if (kvm_get_msr_feature(&msr)) |
801e459a TL |
5832 | continue; |
5833 | ||
7a5ee6ed | 5834 | msr_based_features[num_msr_based_features++] = msr_based_features_all[i]; |
801e459a | 5835 | } |
043405e1 CO |
5836 | } |
5837 | ||
bda9020e MT |
5838 | static int vcpu_mmio_write(struct kvm_vcpu *vcpu, gpa_t addr, int len, |
5839 | const void *v) | |
bbd9b64e | 5840 | { |
70252a10 AK |
5841 | int handled = 0; |
5842 | int n; | |
5843 | ||
5844 | do { | |
5845 | n = min(len, 8); | |
bce87cce | 5846 | if (!(lapic_in_kernel(vcpu) && |
e32edf4f NN |
5847 | !kvm_iodevice_write(vcpu, &vcpu->arch.apic->dev, addr, n, v)) |
5848 | && kvm_io_bus_write(vcpu, KVM_MMIO_BUS, addr, n, v)) | |
70252a10 AK |
5849 | break; |
5850 | handled += n; | |
5851 | addr += n; | |
5852 | len -= n; | |
5853 | v += n; | |
5854 | } while (len); | |
bbd9b64e | 5855 | |
70252a10 | 5856 | return handled; |
bbd9b64e CO |
5857 | } |
5858 | ||
bda9020e | 5859 | static int vcpu_mmio_read(struct kvm_vcpu *vcpu, gpa_t addr, int len, void *v) |
bbd9b64e | 5860 | { |
70252a10 AK |
5861 | int handled = 0; |
5862 | int n; | |
5863 | ||
5864 | do { | |
5865 | n = min(len, 8); | |
bce87cce | 5866 | if (!(lapic_in_kernel(vcpu) && |
e32edf4f NN |
5867 | !kvm_iodevice_read(vcpu, &vcpu->arch.apic->dev, |
5868 | addr, n, v)) | |
5869 | && kvm_io_bus_read(vcpu, KVM_MMIO_BUS, addr, n, v)) | |
70252a10 | 5870 | break; |
e39d200f | 5871 | trace_kvm_mmio(KVM_TRACE_MMIO_READ, n, addr, v); |
70252a10 AK |
5872 | handled += n; |
5873 | addr += n; | |
5874 | len -= n; | |
5875 | v += n; | |
5876 | } while (len); | |
bbd9b64e | 5877 | |
70252a10 | 5878 | return handled; |
bbd9b64e CO |
5879 | } |
5880 | ||
2dafc6c2 GN |
5881 | static void kvm_set_segment(struct kvm_vcpu *vcpu, |
5882 | struct kvm_segment *var, int seg) | |
5883 | { | |
afaf0b2f | 5884 | kvm_x86_ops.set_segment(vcpu, var, seg); |
2dafc6c2 GN |
5885 | } |
5886 | ||
5887 | void kvm_get_segment(struct kvm_vcpu *vcpu, | |
5888 | struct kvm_segment *var, int seg) | |
5889 | { | |
afaf0b2f | 5890 | kvm_x86_ops.get_segment(vcpu, var, seg); |
2dafc6c2 GN |
5891 | } |
5892 | ||
54987b7a PB |
5893 | gpa_t translate_nested_gpa(struct kvm_vcpu *vcpu, gpa_t gpa, u32 access, |
5894 | struct x86_exception *exception) | |
02f59dc9 JR |
5895 | { |
5896 | gpa_t t_gpa; | |
02f59dc9 JR |
5897 | |
5898 | BUG_ON(!mmu_is_nested(vcpu)); | |
5899 | ||
5900 | /* NPT walks are always user-walks */ | |
5901 | access |= PFERR_USER_MASK; | |
44dd3ffa | 5902 | t_gpa = vcpu->arch.mmu->gva_to_gpa(vcpu, gpa, access, exception); |
02f59dc9 JR |
5903 | |
5904 | return t_gpa; | |
5905 | } | |
5906 | ||
ab9ae313 AK |
5907 | gpa_t kvm_mmu_gva_to_gpa_read(struct kvm_vcpu *vcpu, gva_t gva, |
5908 | struct x86_exception *exception) | |
1871c602 | 5909 | { |
afaf0b2f | 5910 | u32 access = (kvm_x86_ops.get_cpl(vcpu) == 3) ? PFERR_USER_MASK : 0; |
ab9ae313 | 5911 | return vcpu->arch.walk_mmu->gva_to_gpa(vcpu, gva, access, exception); |
1871c602 GN |
5912 | } |
5913 | ||
ab9ae313 AK |
5914 | gpa_t kvm_mmu_gva_to_gpa_fetch(struct kvm_vcpu *vcpu, gva_t gva, |
5915 | struct x86_exception *exception) | |
1871c602 | 5916 | { |
afaf0b2f | 5917 | u32 access = (kvm_x86_ops.get_cpl(vcpu) == 3) ? PFERR_USER_MASK : 0; |
1871c602 | 5918 | access |= PFERR_FETCH_MASK; |
ab9ae313 | 5919 | return vcpu->arch.walk_mmu->gva_to_gpa(vcpu, gva, access, exception); |
1871c602 GN |
5920 | } |
5921 | ||
ab9ae313 AK |
5922 | gpa_t kvm_mmu_gva_to_gpa_write(struct kvm_vcpu *vcpu, gva_t gva, |
5923 | struct x86_exception *exception) | |
1871c602 | 5924 | { |
afaf0b2f | 5925 | u32 access = (kvm_x86_ops.get_cpl(vcpu) == 3) ? PFERR_USER_MASK : 0; |
1871c602 | 5926 | access |= PFERR_WRITE_MASK; |
ab9ae313 | 5927 | return vcpu->arch.walk_mmu->gva_to_gpa(vcpu, gva, access, exception); |
1871c602 GN |
5928 | } |
5929 | ||
5930 | /* uses this to access any guest's mapped memory without checking CPL */ | |
ab9ae313 AK |
5931 | gpa_t kvm_mmu_gva_to_gpa_system(struct kvm_vcpu *vcpu, gva_t gva, |
5932 | struct x86_exception *exception) | |
1871c602 | 5933 | { |
ab9ae313 | 5934 | return vcpu->arch.walk_mmu->gva_to_gpa(vcpu, gva, 0, exception); |
1871c602 GN |
5935 | } |
5936 | ||
5937 | static int kvm_read_guest_virt_helper(gva_t addr, void *val, unsigned int bytes, | |
5938 | struct kvm_vcpu *vcpu, u32 access, | |
bcc55cba | 5939 | struct x86_exception *exception) |
bbd9b64e CO |
5940 | { |
5941 | void *data = val; | |
10589a46 | 5942 | int r = X86EMUL_CONTINUE; |
bbd9b64e CO |
5943 | |
5944 | while (bytes) { | |
14dfe855 | 5945 | gpa_t gpa = vcpu->arch.walk_mmu->gva_to_gpa(vcpu, addr, access, |
ab9ae313 | 5946 | exception); |
bbd9b64e | 5947 | unsigned offset = addr & (PAGE_SIZE-1); |
77c2002e | 5948 | unsigned toread = min(bytes, (unsigned)PAGE_SIZE - offset); |
bbd9b64e CO |
5949 | int ret; |
5950 | ||
bcc55cba | 5951 | if (gpa == UNMAPPED_GVA) |
ab9ae313 | 5952 | return X86EMUL_PROPAGATE_FAULT; |
54bf36aa PB |
5953 | ret = kvm_vcpu_read_guest_page(vcpu, gpa >> PAGE_SHIFT, data, |
5954 | offset, toread); | |
10589a46 | 5955 | if (ret < 0) { |
c3cd7ffa | 5956 | r = X86EMUL_IO_NEEDED; |
10589a46 MT |
5957 | goto out; |
5958 | } | |
bbd9b64e | 5959 | |
77c2002e IE |
5960 | bytes -= toread; |
5961 | data += toread; | |
5962 | addr += toread; | |
bbd9b64e | 5963 | } |
10589a46 | 5964 | out: |
10589a46 | 5965 | return r; |
bbd9b64e | 5966 | } |
77c2002e | 5967 | |
1871c602 | 5968 | /* used for instruction fetching */ |
0f65dd70 AK |
5969 | static int kvm_fetch_guest_virt(struct x86_emulate_ctxt *ctxt, |
5970 | gva_t addr, void *val, unsigned int bytes, | |
bcc55cba | 5971 | struct x86_exception *exception) |
1871c602 | 5972 | { |
0f65dd70 | 5973 | struct kvm_vcpu *vcpu = emul_to_vcpu(ctxt); |
afaf0b2f | 5974 | u32 access = (kvm_x86_ops.get_cpl(vcpu) == 3) ? PFERR_USER_MASK : 0; |
44583cba PB |
5975 | unsigned offset; |
5976 | int ret; | |
0f65dd70 | 5977 | |
44583cba PB |
5978 | /* Inline kvm_read_guest_virt_helper for speed. */ |
5979 | gpa_t gpa = vcpu->arch.walk_mmu->gva_to_gpa(vcpu, addr, access|PFERR_FETCH_MASK, | |
5980 | exception); | |
5981 | if (unlikely(gpa == UNMAPPED_GVA)) | |
5982 | return X86EMUL_PROPAGATE_FAULT; | |
5983 | ||
5984 | offset = addr & (PAGE_SIZE-1); | |
5985 | if (WARN_ON(offset + bytes > PAGE_SIZE)) | |
5986 | bytes = (unsigned)PAGE_SIZE - offset; | |
54bf36aa PB |
5987 | ret = kvm_vcpu_read_guest_page(vcpu, gpa >> PAGE_SHIFT, val, |
5988 | offset, bytes); | |
44583cba PB |
5989 | if (unlikely(ret < 0)) |
5990 | return X86EMUL_IO_NEEDED; | |
5991 | ||
5992 | return X86EMUL_CONTINUE; | |
1871c602 GN |
5993 | } |
5994 | ||
ce14e868 | 5995 | int kvm_read_guest_virt(struct kvm_vcpu *vcpu, |
0f65dd70 | 5996 | gva_t addr, void *val, unsigned int bytes, |
bcc55cba | 5997 | struct x86_exception *exception) |
1871c602 | 5998 | { |
afaf0b2f | 5999 | u32 access = (kvm_x86_ops.get_cpl(vcpu) == 3) ? PFERR_USER_MASK : 0; |
0f65dd70 | 6000 | |
353c0956 PB |
6001 | /* |
6002 | * FIXME: this should call handle_emulation_failure if X86EMUL_IO_NEEDED | |
6003 | * is returned, but our callers are not ready for that and they blindly | |
6004 | * call kvm_inject_page_fault. Ensure that they at least do not leak | |
6005 | * uninitialized kernel stack memory into cr2 and error code. | |
6006 | */ | |
6007 | memset(exception, 0, sizeof(*exception)); | |
1871c602 | 6008 | return kvm_read_guest_virt_helper(addr, val, bytes, vcpu, access, |
bcc55cba | 6009 | exception); |
1871c602 | 6010 | } |
064aea77 | 6011 | EXPORT_SYMBOL_GPL(kvm_read_guest_virt); |
1871c602 | 6012 | |
ce14e868 PB |
6013 | static int emulator_read_std(struct x86_emulate_ctxt *ctxt, |
6014 | gva_t addr, void *val, unsigned int bytes, | |
3c9fa24c | 6015 | struct x86_exception *exception, bool system) |
1871c602 | 6016 | { |
0f65dd70 | 6017 | struct kvm_vcpu *vcpu = emul_to_vcpu(ctxt); |
3c9fa24c PB |
6018 | u32 access = 0; |
6019 | ||
afaf0b2f | 6020 | if (!system && kvm_x86_ops.get_cpl(vcpu) == 3) |
3c9fa24c PB |
6021 | access |= PFERR_USER_MASK; |
6022 | ||
6023 | return kvm_read_guest_virt_helper(addr, val, bytes, vcpu, access, exception); | |
1871c602 GN |
6024 | } |
6025 | ||
7a036a6f RK |
6026 | static int kvm_read_guest_phys_system(struct x86_emulate_ctxt *ctxt, |
6027 | unsigned long addr, void *val, unsigned int bytes) | |
6028 | { | |
6029 | struct kvm_vcpu *vcpu = emul_to_vcpu(ctxt); | |
6030 | int r = kvm_vcpu_read_guest(vcpu, addr, val, bytes); | |
6031 | ||
6032 | return r < 0 ? X86EMUL_IO_NEEDED : X86EMUL_CONTINUE; | |
6033 | } | |
6034 | ||
ce14e868 PB |
6035 | static int kvm_write_guest_virt_helper(gva_t addr, void *val, unsigned int bytes, |
6036 | struct kvm_vcpu *vcpu, u32 access, | |
6037 | struct x86_exception *exception) | |
77c2002e IE |
6038 | { |
6039 | void *data = val; | |
6040 | int r = X86EMUL_CONTINUE; | |
6041 | ||
6042 | while (bytes) { | |
14dfe855 | 6043 | gpa_t gpa = vcpu->arch.walk_mmu->gva_to_gpa(vcpu, addr, |
ce14e868 | 6044 | access, |
ab9ae313 | 6045 | exception); |
77c2002e IE |
6046 | unsigned offset = addr & (PAGE_SIZE-1); |
6047 | unsigned towrite = min(bytes, (unsigned)PAGE_SIZE - offset); | |
6048 | int ret; | |
6049 | ||
bcc55cba | 6050 | if (gpa == UNMAPPED_GVA) |
ab9ae313 | 6051 | return X86EMUL_PROPAGATE_FAULT; |
54bf36aa | 6052 | ret = kvm_vcpu_write_guest(vcpu, gpa, data, towrite); |
77c2002e | 6053 | if (ret < 0) { |
c3cd7ffa | 6054 | r = X86EMUL_IO_NEEDED; |
77c2002e IE |
6055 | goto out; |
6056 | } | |
6057 | ||
6058 | bytes -= towrite; | |
6059 | data += towrite; | |
6060 | addr += towrite; | |
6061 | } | |
6062 | out: | |
6063 | return r; | |
6064 | } | |
ce14e868 PB |
6065 | |
6066 | static int emulator_write_std(struct x86_emulate_ctxt *ctxt, gva_t addr, void *val, | |
3c9fa24c PB |
6067 | unsigned int bytes, struct x86_exception *exception, |
6068 | bool system) | |
ce14e868 PB |
6069 | { |
6070 | struct kvm_vcpu *vcpu = emul_to_vcpu(ctxt); | |
3c9fa24c PB |
6071 | u32 access = PFERR_WRITE_MASK; |
6072 | ||
afaf0b2f | 6073 | if (!system && kvm_x86_ops.get_cpl(vcpu) == 3) |
3c9fa24c | 6074 | access |= PFERR_USER_MASK; |
ce14e868 PB |
6075 | |
6076 | return kvm_write_guest_virt_helper(addr, val, bytes, vcpu, | |
3c9fa24c | 6077 | access, exception); |
ce14e868 PB |
6078 | } |
6079 | ||
6080 | int kvm_write_guest_virt_system(struct kvm_vcpu *vcpu, gva_t addr, void *val, | |
6081 | unsigned int bytes, struct x86_exception *exception) | |
6082 | { | |
c595ceee PB |
6083 | /* kvm_write_guest_virt_system can pull in tons of pages. */ |
6084 | vcpu->arch.l1tf_flush_l1d = true; | |
6085 | ||
ce14e868 PB |
6086 | return kvm_write_guest_virt_helper(addr, val, bytes, vcpu, |
6087 | PFERR_WRITE_MASK, exception); | |
6088 | } | |
6a4d7550 | 6089 | EXPORT_SYMBOL_GPL(kvm_write_guest_virt_system); |
77c2002e | 6090 | |
082d06ed WL |
6091 | int handle_ud(struct kvm_vcpu *vcpu) |
6092 | { | |
b3dc0695 | 6093 | static const char kvm_emulate_prefix[] = { __KVM_EMULATE_PREFIX }; |
6c86eedc | 6094 | int emul_type = EMULTYPE_TRAP_UD; |
6c86eedc WL |
6095 | char sig[5]; /* ud2; .ascii "kvm" */ |
6096 | struct x86_exception e; | |
6097 | ||
09e3e2a1 SC |
6098 | if (unlikely(!kvm_x86_ops.can_emulate_instruction(vcpu, NULL, 0))) |
6099 | return 1; | |
6100 | ||
6c86eedc | 6101 | if (force_emulation_prefix && |
3c9fa24c PB |
6102 | kvm_read_guest_virt(vcpu, kvm_get_linear_rip(vcpu), |
6103 | sig, sizeof(sig), &e) == 0 && | |
b3dc0695 | 6104 | memcmp(sig, kvm_emulate_prefix, sizeof(sig)) == 0) { |
6c86eedc | 6105 | kvm_rip_write(vcpu, kvm_rip_read(vcpu) + sizeof(sig)); |
b4000606 | 6106 | emul_type = EMULTYPE_TRAP_UD_FORCED; |
6c86eedc | 6107 | } |
082d06ed | 6108 | |
60fc3d02 | 6109 | return kvm_emulate_instruction(vcpu, emul_type); |
082d06ed WL |
6110 | } |
6111 | EXPORT_SYMBOL_GPL(handle_ud); | |
6112 | ||
0f89b207 TL |
6113 | static int vcpu_is_mmio_gpa(struct kvm_vcpu *vcpu, unsigned long gva, |
6114 | gpa_t gpa, bool write) | |
6115 | { | |
6116 | /* For APIC access vmexit */ | |
6117 | if ((gpa & PAGE_MASK) == APIC_DEFAULT_PHYS_BASE) | |
6118 | return 1; | |
6119 | ||
6120 | if (vcpu_match_mmio_gpa(vcpu, gpa)) { | |
6121 | trace_vcpu_match_mmio(gva, gpa, write, true); | |
6122 | return 1; | |
6123 | } | |
6124 | ||
6125 | return 0; | |
6126 | } | |
6127 | ||
af7cc7d1 XG |
6128 | static int vcpu_mmio_gva_to_gpa(struct kvm_vcpu *vcpu, unsigned long gva, |
6129 | gpa_t *gpa, struct x86_exception *exception, | |
6130 | bool write) | |
6131 | { | |
afaf0b2f | 6132 | u32 access = ((kvm_x86_ops.get_cpl(vcpu) == 3) ? PFERR_USER_MASK : 0) |
97d64b78 | 6133 | | (write ? PFERR_WRITE_MASK : 0); |
af7cc7d1 | 6134 | |
be94f6b7 HH |
6135 | /* |
6136 | * currently PKRU is only applied to ept enabled guest so | |
6137 | * there is no pkey in EPT page table for L1 guest or EPT | |
6138 | * shadow page table for L2 guest. | |
6139 | */ | |
97d64b78 | 6140 | if (vcpu_match_mmio_gva(vcpu, gva) |
97ec8c06 | 6141 | && !permission_fault(vcpu, vcpu->arch.walk_mmu, |
871bd034 | 6142 | vcpu->arch.mmio_access, 0, access)) { |
bebb106a XG |
6143 | *gpa = vcpu->arch.mmio_gfn << PAGE_SHIFT | |
6144 | (gva & (PAGE_SIZE - 1)); | |
4f022648 | 6145 | trace_vcpu_match_mmio(gva, *gpa, write, false); |
bebb106a XG |
6146 | return 1; |
6147 | } | |
6148 | ||
af7cc7d1 XG |
6149 | *gpa = vcpu->arch.walk_mmu->gva_to_gpa(vcpu, gva, access, exception); |
6150 | ||
6151 | if (*gpa == UNMAPPED_GVA) | |
6152 | return -1; | |
6153 | ||
0f89b207 | 6154 | return vcpu_is_mmio_gpa(vcpu, gva, *gpa, write); |
af7cc7d1 XG |
6155 | } |
6156 | ||
3200f405 | 6157 | int emulator_write_phys(struct kvm_vcpu *vcpu, gpa_t gpa, |
bcc55cba | 6158 | const void *val, int bytes) |
bbd9b64e CO |
6159 | { |
6160 | int ret; | |
6161 | ||
54bf36aa | 6162 | ret = kvm_vcpu_write_guest(vcpu, gpa, val, bytes); |
9f811285 | 6163 | if (ret < 0) |
bbd9b64e | 6164 | return 0; |
0eb05bf2 | 6165 | kvm_page_track_write(vcpu, gpa, val, bytes); |
bbd9b64e CO |
6166 | return 1; |
6167 | } | |
6168 | ||
77d197b2 XG |
6169 | struct read_write_emulator_ops { |
6170 | int (*read_write_prepare)(struct kvm_vcpu *vcpu, void *val, | |
6171 | int bytes); | |
6172 | int (*read_write_emulate)(struct kvm_vcpu *vcpu, gpa_t gpa, | |
6173 | void *val, int bytes); | |
6174 | int (*read_write_mmio)(struct kvm_vcpu *vcpu, gpa_t gpa, | |
6175 | int bytes, void *val); | |
6176 | int (*read_write_exit_mmio)(struct kvm_vcpu *vcpu, gpa_t gpa, | |
6177 | void *val, int bytes); | |
6178 | bool write; | |
6179 | }; | |
6180 | ||
6181 | static int read_prepare(struct kvm_vcpu *vcpu, void *val, int bytes) | |
6182 | { | |
6183 | if (vcpu->mmio_read_completed) { | |
77d197b2 | 6184 | trace_kvm_mmio(KVM_TRACE_MMIO_READ, bytes, |
e39d200f | 6185 | vcpu->mmio_fragments[0].gpa, val); |
77d197b2 XG |
6186 | vcpu->mmio_read_completed = 0; |
6187 | return 1; | |
6188 | } | |
6189 | ||
6190 | return 0; | |
6191 | } | |
6192 | ||
6193 | static int read_emulate(struct kvm_vcpu *vcpu, gpa_t gpa, | |
6194 | void *val, int bytes) | |
6195 | { | |
54bf36aa | 6196 | return !kvm_vcpu_read_guest(vcpu, gpa, val, bytes); |
77d197b2 XG |
6197 | } |
6198 | ||
6199 | static int write_emulate(struct kvm_vcpu *vcpu, gpa_t gpa, | |
6200 | void *val, int bytes) | |
6201 | { | |
6202 | return emulator_write_phys(vcpu, gpa, val, bytes); | |
6203 | } | |
6204 | ||
6205 | static int write_mmio(struct kvm_vcpu *vcpu, gpa_t gpa, int bytes, void *val) | |
6206 | { | |
e39d200f | 6207 | trace_kvm_mmio(KVM_TRACE_MMIO_WRITE, bytes, gpa, val); |
77d197b2 XG |
6208 | return vcpu_mmio_write(vcpu, gpa, bytes, val); |
6209 | } | |
6210 | ||
6211 | static int read_exit_mmio(struct kvm_vcpu *vcpu, gpa_t gpa, | |
6212 | void *val, int bytes) | |
6213 | { | |
e39d200f | 6214 | trace_kvm_mmio(KVM_TRACE_MMIO_READ_UNSATISFIED, bytes, gpa, NULL); |
77d197b2 XG |
6215 | return X86EMUL_IO_NEEDED; |
6216 | } | |
6217 | ||
6218 | static int write_exit_mmio(struct kvm_vcpu *vcpu, gpa_t gpa, | |
6219 | void *val, int bytes) | |
6220 | { | |
f78146b0 AK |
6221 | struct kvm_mmio_fragment *frag = &vcpu->mmio_fragments[0]; |
6222 | ||
87da7e66 | 6223 | memcpy(vcpu->run->mmio.data, frag->data, min(8u, frag->len)); |
77d197b2 XG |
6224 | return X86EMUL_CONTINUE; |
6225 | } | |
6226 | ||
0fbe9b0b | 6227 | static const struct read_write_emulator_ops read_emultor = { |
77d197b2 XG |
6228 | .read_write_prepare = read_prepare, |
6229 | .read_write_emulate = read_emulate, | |
6230 | .read_write_mmio = vcpu_mmio_read, | |
6231 | .read_write_exit_mmio = read_exit_mmio, | |
6232 | }; | |
6233 | ||
0fbe9b0b | 6234 | static const struct read_write_emulator_ops write_emultor = { |
77d197b2 XG |
6235 | .read_write_emulate = write_emulate, |
6236 | .read_write_mmio = write_mmio, | |
6237 | .read_write_exit_mmio = write_exit_mmio, | |
6238 | .write = true, | |
6239 | }; | |
6240 | ||
22388a3c XG |
6241 | static int emulator_read_write_onepage(unsigned long addr, void *val, |
6242 | unsigned int bytes, | |
6243 | struct x86_exception *exception, | |
6244 | struct kvm_vcpu *vcpu, | |
0fbe9b0b | 6245 | const struct read_write_emulator_ops *ops) |
bbd9b64e | 6246 | { |
af7cc7d1 XG |
6247 | gpa_t gpa; |
6248 | int handled, ret; | |
22388a3c | 6249 | bool write = ops->write; |
f78146b0 | 6250 | struct kvm_mmio_fragment *frag; |
c9b8b07c | 6251 | struct x86_emulate_ctxt *ctxt = vcpu->arch.emulate_ctxt; |
0f89b207 TL |
6252 | |
6253 | /* | |
6254 | * If the exit was due to a NPF we may already have a GPA. | |
6255 | * If the GPA is present, use it to avoid the GVA to GPA table walk. | |
6256 | * Note, this cannot be used on string operations since string | |
6257 | * operation using rep will only have the initial GPA from the NPF | |
6258 | * occurred. | |
6259 | */ | |
744e699c SC |
6260 | if (ctxt->gpa_available && emulator_can_use_gpa(ctxt) && |
6261 | (addr & ~PAGE_MASK) == (ctxt->gpa_val & ~PAGE_MASK)) { | |
6262 | gpa = ctxt->gpa_val; | |
618232e2 BS |
6263 | ret = vcpu_is_mmio_gpa(vcpu, addr, gpa, write); |
6264 | } else { | |
6265 | ret = vcpu_mmio_gva_to_gpa(vcpu, addr, &gpa, exception, write); | |
6266 | if (ret < 0) | |
6267 | return X86EMUL_PROPAGATE_FAULT; | |
0f89b207 | 6268 | } |
10589a46 | 6269 | |
618232e2 | 6270 | if (!ret && ops->read_write_emulate(vcpu, gpa, val, bytes)) |
bbd9b64e CO |
6271 | return X86EMUL_CONTINUE; |
6272 | ||
bbd9b64e CO |
6273 | /* |
6274 | * Is this MMIO handled locally? | |
6275 | */ | |
22388a3c | 6276 | handled = ops->read_write_mmio(vcpu, gpa, bytes, val); |
70252a10 | 6277 | if (handled == bytes) |
bbd9b64e | 6278 | return X86EMUL_CONTINUE; |
bbd9b64e | 6279 | |
70252a10 AK |
6280 | gpa += handled; |
6281 | bytes -= handled; | |
6282 | val += handled; | |
6283 | ||
87da7e66 XG |
6284 | WARN_ON(vcpu->mmio_nr_fragments >= KVM_MAX_MMIO_FRAGMENTS); |
6285 | frag = &vcpu->mmio_fragments[vcpu->mmio_nr_fragments++]; | |
6286 | frag->gpa = gpa; | |
6287 | frag->data = val; | |
6288 | frag->len = bytes; | |
f78146b0 | 6289 | return X86EMUL_CONTINUE; |
bbd9b64e CO |
6290 | } |
6291 | ||
52eb5a6d XL |
6292 | static int emulator_read_write(struct x86_emulate_ctxt *ctxt, |
6293 | unsigned long addr, | |
22388a3c XG |
6294 | void *val, unsigned int bytes, |
6295 | struct x86_exception *exception, | |
0fbe9b0b | 6296 | const struct read_write_emulator_ops *ops) |
bbd9b64e | 6297 | { |
0f65dd70 | 6298 | struct kvm_vcpu *vcpu = emul_to_vcpu(ctxt); |
f78146b0 AK |
6299 | gpa_t gpa; |
6300 | int rc; | |
6301 | ||
6302 | if (ops->read_write_prepare && | |
6303 | ops->read_write_prepare(vcpu, val, bytes)) | |
6304 | return X86EMUL_CONTINUE; | |
6305 | ||
6306 | vcpu->mmio_nr_fragments = 0; | |
0f65dd70 | 6307 | |
bbd9b64e CO |
6308 | /* Crossing a page boundary? */ |
6309 | if (((addr + bytes - 1) ^ addr) & PAGE_MASK) { | |
f78146b0 | 6310 | int now; |
bbd9b64e CO |
6311 | |
6312 | now = -addr & ~PAGE_MASK; | |
22388a3c XG |
6313 | rc = emulator_read_write_onepage(addr, val, now, exception, |
6314 | vcpu, ops); | |
6315 | ||
bbd9b64e CO |
6316 | if (rc != X86EMUL_CONTINUE) |
6317 | return rc; | |
6318 | addr += now; | |
bac15531 NA |
6319 | if (ctxt->mode != X86EMUL_MODE_PROT64) |
6320 | addr = (u32)addr; | |
bbd9b64e CO |
6321 | val += now; |
6322 | bytes -= now; | |
6323 | } | |
22388a3c | 6324 | |
f78146b0 AK |
6325 | rc = emulator_read_write_onepage(addr, val, bytes, exception, |
6326 | vcpu, ops); | |
6327 | if (rc != X86EMUL_CONTINUE) | |
6328 | return rc; | |
6329 | ||
6330 | if (!vcpu->mmio_nr_fragments) | |
6331 | return rc; | |
6332 | ||
6333 | gpa = vcpu->mmio_fragments[0].gpa; | |
6334 | ||
6335 | vcpu->mmio_needed = 1; | |
6336 | vcpu->mmio_cur_fragment = 0; | |
6337 | ||
87da7e66 | 6338 | vcpu->run->mmio.len = min(8u, vcpu->mmio_fragments[0].len); |
f78146b0 AK |
6339 | vcpu->run->mmio.is_write = vcpu->mmio_is_write = ops->write; |
6340 | vcpu->run->exit_reason = KVM_EXIT_MMIO; | |
6341 | vcpu->run->mmio.phys_addr = gpa; | |
6342 | ||
6343 | return ops->read_write_exit_mmio(vcpu, gpa, val, bytes); | |
22388a3c XG |
6344 | } |
6345 | ||
6346 | static int emulator_read_emulated(struct x86_emulate_ctxt *ctxt, | |
6347 | unsigned long addr, | |
6348 | void *val, | |
6349 | unsigned int bytes, | |
6350 | struct x86_exception *exception) | |
6351 | { | |
6352 | return emulator_read_write(ctxt, addr, val, bytes, | |
6353 | exception, &read_emultor); | |
6354 | } | |
6355 | ||
52eb5a6d | 6356 | static int emulator_write_emulated(struct x86_emulate_ctxt *ctxt, |
22388a3c XG |
6357 | unsigned long addr, |
6358 | const void *val, | |
6359 | unsigned int bytes, | |
6360 | struct x86_exception *exception) | |
6361 | { | |
6362 | return emulator_read_write(ctxt, addr, (void *)val, bytes, | |
6363 | exception, &write_emultor); | |
bbd9b64e | 6364 | } |
bbd9b64e | 6365 | |
daea3e73 AK |
6366 | #define CMPXCHG_TYPE(t, ptr, old, new) \ |
6367 | (cmpxchg((t *)(ptr), *(t *)(old), *(t *)(new)) == *(t *)(old)) | |
6368 | ||
6369 | #ifdef CONFIG_X86_64 | |
6370 | # define CMPXCHG64(ptr, old, new) CMPXCHG_TYPE(u64, ptr, old, new) | |
6371 | #else | |
6372 | # define CMPXCHG64(ptr, old, new) \ | |
9749a6c0 | 6373 | (cmpxchg64((u64 *)(ptr), *(u64 *)(old), *(u64 *)(new)) == *(u64 *)(old)) |
daea3e73 AK |
6374 | #endif |
6375 | ||
0f65dd70 AK |
6376 | static int emulator_cmpxchg_emulated(struct x86_emulate_ctxt *ctxt, |
6377 | unsigned long addr, | |
bbd9b64e CO |
6378 | const void *old, |
6379 | const void *new, | |
6380 | unsigned int bytes, | |
0f65dd70 | 6381 | struct x86_exception *exception) |
bbd9b64e | 6382 | { |
42e35f80 | 6383 | struct kvm_host_map map; |
0f65dd70 | 6384 | struct kvm_vcpu *vcpu = emul_to_vcpu(ctxt); |
9de6fe3c | 6385 | u64 page_line_mask; |
daea3e73 | 6386 | gpa_t gpa; |
daea3e73 AK |
6387 | char *kaddr; |
6388 | bool exchanged; | |
2bacc55c | 6389 | |
daea3e73 AK |
6390 | /* guests cmpxchg8b have to be emulated atomically */ |
6391 | if (bytes > 8 || (bytes & (bytes - 1))) | |
6392 | goto emul_write; | |
10589a46 | 6393 | |
daea3e73 | 6394 | gpa = kvm_mmu_gva_to_gpa_write(vcpu, addr, NULL); |
2bacc55c | 6395 | |
daea3e73 AK |
6396 | if (gpa == UNMAPPED_GVA || |
6397 | (gpa & PAGE_MASK) == APIC_DEFAULT_PHYS_BASE) | |
6398 | goto emul_write; | |
2bacc55c | 6399 | |
9de6fe3c XL |
6400 | /* |
6401 | * Emulate the atomic as a straight write to avoid #AC if SLD is | |
6402 | * enabled in the host and the access splits a cache line. | |
6403 | */ | |
6404 | if (boot_cpu_has(X86_FEATURE_SPLIT_LOCK_DETECT)) | |
6405 | page_line_mask = ~(cache_line_size() - 1); | |
6406 | else | |
6407 | page_line_mask = PAGE_MASK; | |
6408 | ||
6409 | if (((gpa + bytes - 1) & page_line_mask) != (gpa & page_line_mask)) | |
daea3e73 | 6410 | goto emul_write; |
72dc67a6 | 6411 | |
42e35f80 | 6412 | if (kvm_vcpu_map(vcpu, gpa_to_gfn(gpa), &map)) |
c19b8bd6 | 6413 | goto emul_write; |
72dc67a6 | 6414 | |
42e35f80 KA |
6415 | kaddr = map.hva + offset_in_page(gpa); |
6416 | ||
daea3e73 AK |
6417 | switch (bytes) { |
6418 | case 1: | |
6419 | exchanged = CMPXCHG_TYPE(u8, kaddr, old, new); | |
6420 | break; | |
6421 | case 2: | |
6422 | exchanged = CMPXCHG_TYPE(u16, kaddr, old, new); | |
6423 | break; | |
6424 | case 4: | |
6425 | exchanged = CMPXCHG_TYPE(u32, kaddr, old, new); | |
6426 | break; | |
6427 | case 8: | |
6428 | exchanged = CMPXCHG64(kaddr, old, new); | |
6429 | break; | |
6430 | default: | |
6431 | BUG(); | |
2bacc55c | 6432 | } |
42e35f80 KA |
6433 | |
6434 | kvm_vcpu_unmap(vcpu, &map, true); | |
daea3e73 AK |
6435 | |
6436 | if (!exchanged) | |
6437 | return X86EMUL_CMPXCHG_FAILED; | |
6438 | ||
0eb05bf2 | 6439 | kvm_page_track_write(vcpu, gpa, new, bytes); |
8f6abd06 GN |
6440 | |
6441 | return X86EMUL_CONTINUE; | |
4a5f48f6 | 6442 | |
3200f405 | 6443 | emul_write: |
daea3e73 | 6444 | printk_once(KERN_WARNING "kvm: emulating exchange as write\n"); |
2bacc55c | 6445 | |
0f65dd70 | 6446 | return emulator_write_emulated(ctxt, addr, new, bytes, exception); |
bbd9b64e CO |
6447 | } |
6448 | ||
cf8f70bf GN |
6449 | static int kernel_pio(struct kvm_vcpu *vcpu, void *pd) |
6450 | { | |
cbfc6c91 | 6451 | int r = 0, i; |
cf8f70bf | 6452 | |
cbfc6c91 WL |
6453 | for (i = 0; i < vcpu->arch.pio.count; i++) { |
6454 | if (vcpu->arch.pio.in) | |
6455 | r = kvm_io_bus_read(vcpu, KVM_PIO_BUS, vcpu->arch.pio.port, | |
6456 | vcpu->arch.pio.size, pd); | |
6457 | else | |
6458 | r = kvm_io_bus_write(vcpu, KVM_PIO_BUS, | |
6459 | vcpu->arch.pio.port, vcpu->arch.pio.size, | |
6460 | pd); | |
6461 | if (r) | |
6462 | break; | |
6463 | pd += vcpu->arch.pio.size; | |
6464 | } | |
cf8f70bf GN |
6465 | return r; |
6466 | } | |
6467 | ||
6f6fbe98 XG |
6468 | static int emulator_pio_in_out(struct kvm_vcpu *vcpu, int size, |
6469 | unsigned short port, void *val, | |
6470 | unsigned int count, bool in) | |
cf8f70bf | 6471 | { |
cf8f70bf | 6472 | vcpu->arch.pio.port = port; |
6f6fbe98 | 6473 | vcpu->arch.pio.in = in; |
7972995b | 6474 | vcpu->arch.pio.count = count; |
cf8f70bf GN |
6475 | vcpu->arch.pio.size = size; |
6476 | ||
6477 | if (!kernel_pio(vcpu, vcpu->arch.pio_data)) { | |
7972995b | 6478 | vcpu->arch.pio.count = 0; |
cf8f70bf GN |
6479 | return 1; |
6480 | } | |
6481 | ||
6482 | vcpu->run->exit_reason = KVM_EXIT_IO; | |
6f6fbe98 | 6483 | vcpu->run->io.direction = in ? KVM_EXIT_IO_IN : KVM_EXIT_IO_OUT; |
cf8f70bf GN |
6484 | vcpu->run->io.size = size; |
6485 | vcpu->run->io.data_offset = KVM_PIO_PAGE_OFFSET * PAGE_SIZE; | |
6486 | vcpu->run->io.count = count; | |
6487 | vcpu->run->io.port = port; | |
6488 | ||
6489 | return 0; | |
6490 | } | |
6491 | ||
2e3bb4d8 SC |
6492 | static int emulator_pio_in(struct kvm_vcpu *vcpu, int size, |
6493 | unsigned short port, void *val, unsigned int count) | |
cf8f70bf | 6494 | { |
6f6fbe98 | 6495 | int ret; |
ca1d4a9e | 6496 | |
6f6fbe98 XG |
6497 | if (vcpu->arch.pio.count) |
6498 | goto data_avail; | |
cf8f70bf | 6499 | |
cbfc6c91 WL |
6500 | memset(vcpu->arch.pio_data, 0, size * count); |
6501 | ||
6f6fbe98 XG |
6502 | ret = emulator_pio_in_out(vcpu, size, port, val, count, true); |
6503 | if (ret) { | |
6504 | data_avail: | |
6505 | memcpy(val, vcpu->arch.pio_data, size * count); | |
1171903d | 6506 | trace_kvm_pio(KVM_PIO_IN, port, size, count, vcpu->arch.pio_data); |
7972995b | 6507 | vcpu->arch.pio.count = 0; |
cf8f70bf GN |
6508 | return 1; |
6509 | } | |
6510 | ||
cf8f70bf GN |
6511 | return 0; |
6512 | } | |
6513 | ||
2e3bb4d8 SC |
6514 | static int emulator_pio_in_emulated(struct x86_emulate_ctxt *ctxt, |
6515 | int size, unsigned short port, void *val, | |
6516 | unsigned int count) | |
6f6fbe98 | 6517 | { |
2e3bb4d8 | 6518 | return emulator_pio_in(emul_to_vcpu(ctxt), size, port, val, count); |
6f6fbe98 | 6519 | |
2e3bb4d8 | 6520 | } |
6f6fbe98 | 6521 | |
2e3bb4d8 SC |
6522 | static int emulator_pio_out(struct kvm_vcpu *vcpu, int size, |
6523 | unsigned short port, const void *val, | |
6524 | unsigned int count) | |
6525 | { | |
6f6fbe98 | 6526 | memcpy(vcpu->arch.pio_data, val, size * count); |
1171903d | 6527 | trace_kvm_pio(KVM_PIO_OUT, port, size, count, vcpu->arch.pio_data); |
6f6fbe98 XG |
6528 | return emulator_pio_in_out(vcpu, size, port, (void *)val, count, false); |
6529 | } | |
6530 | ||
2e3bb4d8 SC |
6531 | static int emulator_pio_out_emulated(struct x86_emulate_ctxt *ctxt, |
6532 | int size, unsigned short port, | |
6533 | const void *val, unsigned int count) | |
6534 | { | |
6535 | return emulator_pio_out(emul_to_vcpu(ctxt), size, port, val, count); | |
6536 | } | |
6537 | ||
bbd9b64e CO |
6538 | static unsigned long get_segment_base(struct kvm_vcpu *vcpu, int seg) |
6539 | { | |
afaf0b2f | 6540 | return kvm_x86_ops.get_segment_base(vcpu, seg); |
bbd9b64e CO |
6541 | } |
6542 | ||
3cb16fe7 | 6543 | static void emulator_invlpg(struct x86_emulate_ctxt *ctxt, ulong address) |
bbd9b64e | 6544 | { |
3cb16fe7 | 6545 | kvm_mmu_invlpg(emul_to_vcpu(ctxt), address); |
bbd9b64e CO |
6546 | } |
6547 | ||
ae6a2375 | 6548 | static int kvm_emulate_wbinvd_noskip(struct kvm_vcpu *vcpu) |
f5f48ee1 SY |
6549 | { |
6550 | if (!need_emulate_wbinvd(vcpu)) | |
6551 | return X86EMUL_CONTINUE; | |
6552 | ||
afaf0b2f | 6553 | if (kvm_x86_ops.has_wbinvd_exit()) { |
2eec7343 JK |
6554 | int cpu = get_cpu(); |
6555 | ||
6556 | cpumask_set_cpu(cpu, vcpu->arch.wbinvd_dirty_mask); | |
f5f48ee1 SY |
6557 | smp_call_function_many(vcpu->arch.wbinvd_dirty_mask, |
6558 | wbinvd_ipi, NULL, 1); | |
2eec7343 | 6559 | put_cpu(); |
f5f48ee1 | 6560 | cpumask_clear(vcpu->arch.wbinvd_dirty_mask); |
2eec7343 JK |
6561 | } else |
6562 | wbinvd(); | |
f5f48ee1 SY |
6563 | return X86EMUL_CONTINUE; |
6564 | } | |
5cb56059 JS |
6565 | |
6566 | int kvm_emulate_wbinvd(struct kvm_vcpu *vcpu) | |
6567 | { | |
6affcbed KH |
6568 | kvm_emulate_wbinvd_noskip(vcpu); |
6569 | return kvm_skip_emulated_instruction(vcpu); | |
5cb56059 | 6570 | } |
f5f48ee1 SY |
6571 | EXPORT_SYMBOL_GPL(kvm_emulate_wbinvd); |
6572 | ||
5cb56059 JS |
6573 | |
6574 | ||
bcaf5cc5 AK |
6575 | static void emulator_wbinvd(struct x86_emulate_ctxt *ctxt) |
6576 | { | |
5cb56059 | 6577 | kvm_emulate_wbinvd_noskip(emul_to_vcpu(ctxt)); |
bcaf5cc5 AK |
6578 | } |
6579 | ||
52eb5a6d XL |
6580 | static int emulator_get_dr(struct x86_emulate_ctxt *ctxt, int dr, |
6581 | unsigned long *dest) | |
bbd9b64e | 6582 | { |
16f8a6f9 | 6583 | return kvm_get_dr(emul_to_vcpu(ctxt), dr, dest); |
bbd9b64e CO |
6584 | } |
6585 | ||
52eb5a6d XL |
6586 | static int emulator_set_dr(struct x86_emulate_ctxt *ctxt, int dr, |
6587 | unsigned long value) | |
bbd9b64e | 6588 | { |
338dbc97 | 6589 | |
717746e3 | 6590 | return __kvm_set_dr(emul_to_vcpu(ctxt), dr, value); |
bbd9b64e CO |
6591 | } |
6592 | ||
52a46617 | 6593 | static u64 mk_cr_64(u64 curr_cr, u32 new_val) |
5fdbf976 | 6594 | { |
52a46617 | 6595 | return (curr_cr & ~((1ULL << 32) - 1)) | new_val; |
5fdbf976 MT |
6596 | } |
6597 | ||
717746e3 | 6598 | static unsigned long emulator_get_cr(struct x86_emulate_ctxt *ctxt, int cr) |
bbd9b64e | 6599 | { |
717746e3 | 6600 | struct kvm_vcpu *vcpu = emul_to_vcpu(ctxt); |
52a46617 GN |
6601 | unsigned long value; |
6602 | ||
6603 | switch (cr) { | |
6604 | case 0: | |
6605 | value = kvm_read_cr0(vcpu); | |
6606 | break; | |
6607 | case 2: | |
6608 | value = vcpu->arch.cr2; | |
6609 | break; | |
6610 | case 3: | |
9f8fe504 | 6611 | value = kvm_read_cr3(vcpu); |
52a46617 GN |
6612 | break; |
6613 | case 4: | |
6614 | value = kvm_read_cr4(vcpu); | |
6615 | break; | |
6616 | case 8: | |
6617 | value = kvm_get_cr8(vcpu); | |
6618 | break; | |
6619 | default: | |
a737f256 | 6620 | kvm_err("%s: unexpected cr %u\n", __func__, cr); |
52a46617 GN |
6621 | return 0; |
6622 | } | |
6623 | ||
6624 | return value; | |
6625 | } | |
6626 | ||
717746e3 | 6627 | static int emulator_set_cr(struct x86_emulate_ctxt *ctxt, int cr, ulong val) |
52a46617 | 6628 | { |
717746e3 | 6629 | struct kvm_vcpu *vcpu = emul_to_vcpu(ctxt); |
0f12244f GN |
6630 | int res = 0; |
6631 | ||
52a46617 GN |
6632 | switch (cr) { |
6633 | case 0: | |
49a9b07e | 6634 | res = kvm_set_cr0(vcpu, mk_cr_64(kvm_read_cr0(vcpu), val)); |
52a46617 GN |
6635 | break; |
6636 | case 2: | |
6637 | vcpu->arch.cr2 = val; | |
6638 | break; | |
6639 | case 3: | |
2390218b | 6640 | res = kvm_set_cr3(vcpu, val); |
52a46617 GN |
6641 | break; |
6642 | case 4: | |
a83b29c6 | 6643 | res = kvm_set_cr4(vcpu, mk_cr_64(kvm_read_cr4(vcpu), val)); |
52a46617 GN |
6644 | break; |
6645 | case 8: | |
eea1cff9 | 6646 | res = kvm_set_cr8(vcpu, val); |
52a46617 GN |
6647 | break; |
6648 | default: | |
a737f256 | 6649 | kvm_err("%s: unexpected cr %u\n", __func__, cr); |
0f12244f | 6650 | res = -1; |
52a46617 | 6651 | } |
0f12244f GN |
6652 | |
6653 | return res; | |
52a46617 GN |
6654 | } |
6655 | ||
717746e3 | 6656 | static int emulator_get_cpl(struct x86_emulate_ctxt *ctxt) |
9c537244 | 6657 | { |
afaf0b2f | 6658 | return kvm_x86_ops.get_cpl(emul_to_vcpu(ctxt)); |
9c537244 GN |
6659 | } |
6660 | ||
4bff1e86 | 6661 | static void emulator_get_gdt(struct x86_emulate_ctxt *ctxt, struct desc_ptr *dt) |
2dafc6c2 | 6662 | { |
afaf0b2f | 6663 | kvm_x86_ops.get_gdt(emul_to_vcpu(ctxt), dt); |
2dafc6c2 GN |
6664 | } |
6665 | ||
4bff1e86 | 6666 | static void emulator_get_idt(struct x86_emulate_ctxt *ctxt, struct desc_ptr *dt) |
160ce1f1 | 6667 | { |
afaf0b2f | 6668 | kvm_x86_ops.get_idt(emul_to_vcpu(ctxt), dt); |
160ce1f1 MG |
6669 | } |
6670 | ||
1ac9d0cf AK |
6671 | static void emulator_set_gdt(struct x86_emulate_ctxt *ctxt, struct desc_ptr *dt) |
6672 | { | |
afaf0b2f | 6673 | kvm_x86_ops.set_gdt(emul_to_vcpu(ctxt), dt); |
1ac9d0cf AK |
6674 | } |
6675 | ||
6676 | static void emulator_set_idt(struct x86_emulate_ctxt *ctxt, struct desc_ptr *dt) | |
6677 | { | |
afaf0b2f | 6678 | kvm_x86_ops.set_idt(emul_to_vcpu(ctxt), dt); |
1ac9d0cf AK |
6679 | } |
6680 | ||
4bff1e86 AK |
6681 | static unsigned long emulator_get_cached_segment_base( |
6682 | struct x86_emulate_ctxt *ctxt, int seg) | |
5951c442 | 6683 | { |
4bff1e86 | 6684 | return get_segment_base(emul_to_vcpu(ctxt), seg); |
5951c442 GN |
6685 | } |
6686 | ||
1aa36616 AK |
6687 | static bool emulator_get_segment(struct x86_emulate_ctxt *ctxt, u16 *selector, |
6688 | struct desc_struct *desc, u32 *base3, | |
6689 | int seg) | |
2dafc6c2 GN |
6690 | { |
6691 | struct kvm_segment var; | |
6692 | ||
4bff1e86 | 6693 | kvm_get_segment(emul_to_vcpu(ctxt), &var, seg); |
1aa36616 | 6694 | *selector = var.selector; |
2dafc6c2 | 6695 | |
378a8b09 GN |
6696 | if (var.unusable) { |
6697 | memset(desc, 0, sizeof(*desc)); | |
f0367ee1 RK |
6698 | if (base3) |
6699 | *base3 = 0; | |
2dafc6c2 | 6700 | return false; |
378a8b09 | 6701 | } |
2dafc6c2 GN |
6702 | |
6703 | if (var.g) | |
6704 | var.limit >>= 12; | |
6705 | set_desc_limit(desc, var.limit); | |
6706 | set_desc_base(desc, (unsigned long)var.base); | |
5601d05b GN |
6707 | #ifdef CONFIG_X86_64 |
6708 | if (base3) | |
6709 | *base3 = var.base >> 32; | |
6710 | #endif | |
2dafc6c2 GN |
6711 | desc->type = var.type; |
6712 | desc->s = var.s; | |
6713 | desc->dpl = var.dpl; | |
6714 | desc->p = var.present; | |
6715 | desc->avl = var.avl; | |
6716 | desc->l = var.l; | |
6717 | desc->d = var.db; | |
6718 | desc->g = var.g; | |
6719 | ||
6720 | return true; | |
6721 | } | |
6722 | ||
1aa36616 AK |
6723 | static void emulator_set_segment(struct x86_emulate_ctxt *ctxt, u16 selector, |
6724 | struct desc_struct *desc, u32 base3, | |
6725 | int seg) | |
2dafc6c2 | 6726 | { |
4bff1e86 | 6727 | struct kvm_vcpu *vcpu = emul_to_vcpu(ctxt); |
2dafc6c2 GN |
6728 | struct kvm_segment var; |
6729 | ||
1aa36616 | 6730 | var.selector = selector; |
2dafc6c2 | 6731 | var.base = get_desc_base(desc); |
5601d05b GN |
6732 | #ifdef CONFIG_X86_64 |
6733 | var.base |= ((u64)base3) << 32; | |
6734 | #endif | |
2dafc6c2 GN |
6735 | var.limit = get_desc_limit(desc); |
6736 | if (desc->g) | |
6737 | var.limit = (var.limit << 12) | 0xfff; | |
6738 | var.type = desc->type; | |
2dafc6c2 GN |
6739 | var.dpl = desc->dpl; |
6740 | var.db = desc->d; | |
6741 | var.s = desc->s; | |
6742 | var.l = desc->l; | |
6743 | var.g = desc->g; | |
6744 | var.avl = desc->avl; | |
6745 | var.present = desc->p; | |
6746 | var.unusable = !var.present; | |
6747 | var.padding = 0; | |
6748 | ||
6749 | kvm_set_segment(vcpu, &var, seg); | |
6750 | return; | |
6751 | } | |
6752 | ||
717746e3 AK |
6753 | static int emulator_get_msr(struct x86_emulate_ctxt *ctxt, |
6754 | u32 msr_index, u64 *pdata) | |
6755 | { | |
1ae09954 AG |
6756 | struct kvm_vcpu *vcpu = emul_to_vcpu(ctxt); |
6757 | int r; | |
6758 | ||
6759 | r = kvm_get_msr(vcpu, msr_index, pdata); | |
6760 | ||
6761 | if (r && kvm_get_msr_user_space(vcpu, msr_index, r)) { | |
6762 | /* Bounce to user space */ | |
6763 | return X86EMUL_IO_NEEDED; | |
6764 | } | |
6765 | ||
6766 | return r; | |
717746e3 AK |
6767 | } |
6768 | ||
6769 | static int emulator_set_msr(struct x86_emulate_ctxt *ctxt, | |
6770 | u32 msr_index, u64 data) | |
6771 | { | |
1ae09954 AG |
6772 | struct kvm_vcpu *vcpu = emul_to_vcpu(ctxt); |
6773 | int r; | |
6774 | ||
6775 | r = kvm_set_msr(vcpu, msr_index, data); | |
6776 | ||
6777 | if (r && kvm_set_msr_user_space(vcpu, msr_index, data, r)) { | |
6778 | /* Bounce to user space */ | |
6779 | return X86EMUL_IO_NEEDED; | |
6780 | } | |
6781 | ||
6782 | return r; | |
717746e3 AK |
6783 | } |
6784 | ||
64d60670 PB |
6785 | static u64 emulator_get_smbase(struct x86_emulate_ctxt *ctxt) |
6786 | { | |
6787 | struct kvm_vcpu *vcpu = emul_to_vcpu(ctxt); | |
6788 | ||
6789 | return vcpu->arch.smbase; | |
6790 | } | |
6791 | ||
6792 | static void emulator_set_smbase(struct x86_emulate_ctxt *ctxt, u64 smbase) | |
6793 | { | |
6794 | struct kvm_vcpu *vcpu = emul_to_vcpu(ctxt); | |
6795 | ||
6796 | vcpu->arch.smbase = smbase; | |
6797 | } | |
6798 | ||
67f4d428 NA |
6799 | static int emulator_check_pmc(struct x86_emulate_ctxt *ctxt, |
6800 | u32 pmc) | |
6801 | { | |
98ff80f5 | 6802 | return kvm_pmu_is_valid_rdpmc_ecx(emul_to_vcpu(ctxt), pmc); |
67f4d428 NA |
6803 | } |
6804 | ||
222d21aa AK |
6805 | static int emulator_read_pmc(struct x86_emulate_ctxt *ctxt, |
6806 | u32 pmc, u64 *pdata) | |
6807 | { | |
c6702c9d | 6808 | return kvm_pmu_rdpmc(emul_to_vcpu(ctxt), pmc, pdata); |
222d21aa AK |
6809 | } |
6810 | ||
6c3287f7 AK |
6811 | static void emulator_halt(struct x86_emulate_ctxt *ctxt) |
6812 | { | |
6813 | emul_to_vcpu(ctxt)->arch.halt_request = 1; | |
6814 | } | |
6815 | ||
2953538e | 6816 | static int emulator_intercept(struct x86_emulate_ctxt *ctxt, |
8a76d7f2 | 6817 | struct x86_instruction_info *info, |
c4f035c6 AK |
6818 | enum x86_intercept_stage stage) |
6819 | { | |
afaf0b2f | 6820 | return kvm_x86_ops.check_intercept(emul_to_vcpu(ctxt), info, stage, |
21f1b8f2 | 6821 | &ctxt->exception); |
c4f035c6 AK |
6822 | } |
6823 | ||
e911eb3b | 6824 | static bool emulator_get_cpuid(struct x86_emulate_ctxt *ctxt, |
f91af517 SC |
6825 | u32 *eax, u32 *ebx, u32 *ecx, u32 *edx, |
6826 | bool exact_only) | |
bdb42f5a | 6827 | { |
f91af517 | 6828 | return kvm_cpuid(emul_to_vcpu(ctxt), eax, ebx, ecx, edx, exact_only); |
bdb42f5a SB |
6829 | } |
6830 | ||
5ae78e95 SC |
6831 | static bool emulator_guest_has_long_mode(struct x86_emulate_ctxt *ctxt) |
6832 | { | |
6833 | return guest_cpuid_has(emul_to_vcpu(ctxt), X86_FEATURE_LM); | |
6834 | } | |
6835 | ||
6836 | static bool emulator_guest_has_movbe(struct x86_emulate_ctxt *ctxt) | |
6837 | { | |
6838 | return guest_cpuid_has(emul_to_vcpu(ctxt), X86_FEATURE_MOVBE); | |
6839 | } | |
6840 | ||
6841 | static bool emulator_guest_has_fxsr(struct x86_emulate_ctxt *ctxt) | |
6842 | { | |
6843 | return guest_cpuid_has(emul_to_vcpu(ctxt), X86_FEATURE_FXSR); | |
6844 | } | |
6845 | ||
dd856efa AK |
6846 | static ulong emulator_read_gpr(struct x86_emulate_ctxt *ctxt, unsigned reg) |
6847 | { | |
6848 | return kvm_register_read(emul_to_vcpu(ctxt), reg); | |
6849 | } | |
6850 | ||
6851 | static void emulator_write_gpr(struct x86_emulate_ctxt *ctxt, unsigned reg, ulong val) | |
6852 | { | |
6853 | kvm_register_write(emul_to_vcpu(ctxt), reg, val); | |
6854 | } | |
6855 | ||
801806d9 NA |
6856 | static void emulator_set_nmi_mask(struct x86_emulate_ctxt *ctxt, bool masked) |
6857 | { | |
afaf0b2f | 6858 | kvm_x86_ops.set_nmi_mask(emul_to_vcpu(ctxt), masked); |
801806d9 NA |
6859 | } |
6860 | ||
6ed071f0 LP |
6861 | static unsigned emulator_get_hflags(struct x86_emulate_ctxt *ctxt) |
6862 | { | |
6863 | return emul_to_vcpu(ctxt)->arch.hflags; | |
6864 | } | |
6865 | ||
6866 | static void emulator_set_hflags(struct x86_emulate_ctxt *ctxt, unsigned emul_flags) | |
6867 | { | |
c5833c7a | 6868 | emul_to_vcpu(ctxt)->arch.hflags = emul_flags; |
6ed071f0 LP |
6869 | } |
6870 | ||
ed19321f SC |
6871 | static int emulator_pre_leave_smm(struct x86_emulate_ctxt *ctxt, |
6872 | const char *smstate) | |
0234bf88 | 6873 | { |
afaf0b2f | 6874 | return kvm_x86_ops.pre_leave_smm(emul_to_vcpu(ctxt), smstate); |
0234bf88 LP |
6875 | } |
6876 | ||
c5833c7a SC |
6877 | static void emulator_post_leave_smm(struct x86_emulate_ctxt *ctxt) |
6878 | { | |
6879 | kvm_smm_changed(emul_to_vcpu(ctxt)); | |
6880 | } | |
6881 | ||
02d4160f VK |
6882 | static int emulator_set_xcr(struct x86_emulate_ctxt *ctxt, u32 index, u64 xcr) |
6883 | { | |
6884 | return __kvm_set_xcr(emul_to_vcpu(ctxt), index, xcr); | |
6885 | } | |
6886 | ||
0225fb50 | 6887 | static const struct x86_emulate_ops emulate_ops = { |
dd856efa AK |
6888 | .read_gpr = emulator_read_gpr, |
6889 | .write_gpr = emulator_write_gpr, | |
ce14e868 PB |
6890 | .read_std = emulator_read_std, |
6891 | .write_std = emulator_write_std, | |
7a036a6f | 6892 | .read_phys = kvm_read_guest_phys_system, |
1871c602 | 6893 | .fetch = kvm_fetch_guest_virt, |
bbd9b64e CO |
6894 | .read_emulated = emulator_read_emulated, |
6895 | .write_emulated = emulator_write_emulated, | |
6896 | .cmpxchg_emulated = emulator_cmpxchg_emulated, | |
3cb16fe7 | 6897 | .invlpg = emulator_invlpg, |
cf8f70bf GN |
6898 | .pio_in_emulated = emulator_pio_in_emulated, |
6899 | .pio_out_emulated = emulator_pio_out_emulated, | |
1aa36616 AK |
6900 | .get_segment = emulator_get_segment, |
6901 | .set_segment = emulator_set_segment, | |
5951c442 | 6902 | .get_cached_segment_base = emulator_get_cached_segment_base, |
2dafc6c2 | 6903 | .get_gdt = emulator_get_gdt, |
160ce1f1 | 6904 | .get_idt = emulator_get_idt, |
1ac9d0cf AK |
6905 | .set_gdt = emulator_set_gdt, |
6906 | .set_idt = emulator_set_idt, | |
52a46617 GN |
6907 | .get_cr = emulator_get_cr, |
6908 | .set_cr = emulator_set_cr, | |
9c537244 | 6909 | .cpl = emulator_get_cpl, |
35aa5375 GN |
6910 | .get_dr = emulator_get_dr, |
6911 | .set_dr = emulator_set_dr, | |
64d60670 PB |
6912 | .get_smbase = emulator_get_smbase, |
6913 | .set_smbase = emulator_set_smbase, | |
717746e3 AK |
6914 | .set_msr = emulator_set_msr, |
6915 | .get_msr = emulator_get_msr, | |
67f4d428 | 6916 | .check_pmc = emulator_check_pmc, |
222d21aa | 6917 | .read_pmc = emulator_read_pmc, |
6c3287f7 | 6918 | .halt = emulator_halt, |
bcaf5cc5 | 6919 | .wbinvd = emulator_wbinvd, |
d6aa1000 | 6920 | .fix_hypercall = emulator_fix_hypercall, |
c4f035c6 | 6921 | .intercept = emulator_intercept, |
bdb42f5a | 6922 | .get_cpuid = emulator_get_cpuid, |
5ae78e95 SC |
6923 | .guest_has_long_mode = emulator_guest_has_long_mode, |
6924 | .guest_has_movbe = emulator_guest_has_movbe, | |
6925 | .guest_has_fxsr = emulator_guest_has_fxsr, | |
801806d9 | 6926 | .set_nmi_mask = emulator_set_nmi_mask, |
6ed071f0 LP |
6927 | .get_hflags = emulator_get_hflags, |
6928 | .set_hflags = emulator_set_hflags, | |
0234bf88 | 6929 | .pre_leave_smm = emulator_pre_leave_smm, |
c5833c7a | 6930 | .post_leave_smm = emulator_post_leave_smm, |
02d4160f | 6931 | .set_xcr = emulator_set_xcr, |
bbd9b64e CO |
6932 | }; |
6933 | ||
95cb2295 GN |
6934 | static void toggle_interruptibility(struct kvm_vcpu *vcpu, u32 mask) |
6935 | { | |
afaf0b2f | 6936 | u32 int_shadow = kvm_x86_ops.get_interrupt_shadow(vcpu); |
95cb2295 GN |
6937 | /* |
6938 | * an sti; sti; sequence only disable interrupts for the first | |
6939 | * instruction. So, if the last instruction, be it emulated or | |
6940 | * not, left the system with the INT_STI flag enabled, it | |
6941 | * means that the last instruction is an sti. We should not | |
6942 | * leave the flag on in this case. The same goes for mov ss | |
6943 | */ | |
37ccdcbe PB |
6944 | if (int_shadow & mask) |
6945 | mask = 0; | |
6addfc42 | 6946 | if (unlikely(int_shadow || mask)) { |
afaf0b2f | 6947 | kvm_x86_ops.set_interrupt_shadow(vcpu, mask); |
6addfc42 PB |
6948 | if (!mask) |
6949 | kvm_make_request(KVM_REQ_EVENT, vcpu); | |
6950 | } | |
95cb2295 GN |
6951 | } |
6952 | ||
ef54bcfe | 6953 | static bool inject_emulated_exception(struct kvm_vcpu *vcpu) |
54b8486f | 6954 | { |
c9b8b07c | 6955 | struct x86_emulate_ctxt *ctxt = vcpu->arch.emulate_ctxt; |
da9cb575 | 6956 | if (ctxt->exception.vector == PF_VECTOR) |
53b3d8e9 | 6957 | return kvm_inject_emulated_page_fault(vcpu, &ctxt->exception); |
ef54bcfe PB |
6958 | |
6959 | if (ctxt->exception.error_code_valid) | |
da9cb575 AK |
6960 | kvm_queue_exception_e(vcpu, ctxt->exception.vector, |
6961 | ctxt->exception.error_code); | |
54b8486f | 6962 | else |
da9cb575 | 6963 | kvm_queue_exception(vcpu, ctxt->exception.vector); |
ef54bcfe | 6964 | return false; |
54b8486f GN |
6965 | } |
6966 | ||
c9b8b07c SC |
6967 | static struct x86_emulate_ctxt *alloc_emulate_ctxt(struct kvm_vcpu *vcpu) |
6968 | { | |
6969 | struct x86_emulate_ctxt *ctxt; | |
6970 | ||
6971 | ctxt = kmem_cache_zalloc(x86_emulator_cache, GFP_KERNEL_ACCOUNT); | |
6972 | if (!ctxt) { | |
6973 | pr_err("kvm: failed to allocate vcpu's emulator\n"); | |
6974 | return NULL; | |
6975 | } | |
6976 | ||
6977 | ctxt->vcpu = vcpu; | |
6978 | ctxt->ops = &emulate_ops; | |
6979 | vcpu->arch.emulate_ctxt = ctxt; | |
6980 | ||
6981 | return ctxt; | |
6982 | } | |
6983 | ||
8ec4722d MG |
6984 | static void init_emulate_ctxt(struct kvm_vcpu *vcpu) |
6985 | { | |
c9b8b07c | 6986 | struct x86_emulate_ctxt *ctxt = vcpu->arch.emulate_ctxt; |
8ec4722d MG |
6987 | int cs_db, cs_l; |
6988 | ||
afaf0b2f | 6989 | kvm_x86_ops.get_cs_db_l_bits(vcpu, &cs_db, &cs_l); |
8ec4722d | 6990 | |
744e699c | 6991 | ctxt->gpa_available = false; |
adf52235 | 6992 | ctxt->eflags = kvm_get_rflags(vcpu); |
c8401dda PB |
6993 | ctxt->tf = (ctxt->eflags & X86_EFLAGS_TF) != 0; |
6994 | ||
adf52235 TY |
6995 | ctxt->eip = kvm_rip_read(vcpu); |
6996 | ctxt->mode = (!is_protmode(vcpu)) ? X86EMUL_MODE_REAL : | |
6997 | (ctxt->eflags & X86_EFLAGS_VM) ? X86EMUL_MODE_VM86 : | |
42bf549f | 6998 | (cs_l && is_long_mode(vcpu)) ? X86EMUL_MODE_PROT64 : |
adf52235 TY |
6999 | cs_db ? X86EMUL_MODE_PROT32 : |
7000 | X86EMUL_MODE_PROT16; | |
a584539b | 7001 | BUILD_BUG_ON(HF_GUEST_MASK != X86EMUL_GUEST_MASK); |
64d60670 PB |
7002 | BUILD_BUG_ON(HF_SMM_MASK != X86EMUL_SMM_MASK); |
7003 | BUILD_BUG_ON(HF_SMM_INSIDE_NMI_MASK != X86EMUL_SMM_INSIDE_NMI_MASK); | |
adf52235 | 7004 | |
dd856efa | 7005 | init_decode_cache(ctxt); |
7ae441ea | 7006 | vcpu->arch.emulate_regs_need_sync_from_vcpu = false; |
8ec4722d MG |
7007 | } |
7008 | ||
9497e1f2 | 7009 | void kvm_inject_realmode_interrupt(struct kvm_vcpu *vcpu, int irq, int inc_eip) |
63995653 | 7010 | { |
c9b8b07c | 7011 | struct x86_emulate_ctxt *ctxt = vcpu->arch.emulate_ctxt; |
63995653 MG |
7012 | int ret; |
7013 | ||
7014 | init_emulate_ctxt(vcpu); | |
7015 | ||
9dac77fa AK |
7016 | ctxt->op_bytes = 2; |
7017 | ctxt->ad_bytes = 2; | |
7018 | ctxt->_eip = ctxt->eip + inc_eip; | |
9d74191a | 7019 | ret = emulate_int_real(ctxt, irq); |
63995653 | 7020 | |
9497e1f2 SC |
7021 | if (ret != X86EMUL_CONTINUE) { |
7022 | kvm_make_request(KVM_REQ_TRIPLE_FAULT, vcpu); | |
7023 | } else { | |
7024 | ctxt->eip = ctxt->_eip; | |
7025 | kvm_rip_write(vcpu, ctxt->eip); | |
7026 | kvm_set_rflags(vcpu, ctxt->eflags); | |
7027 | } | |
63995653 MG |
7028 | } |
7029 | EXPORT_SYMBOL_GPL(kvm_inject_realmode_interrupt); | |
7030 | ||
e2366171 | 7031 | static int handle_emulation_failure(struct kvm_vcpu *vcpu, int emulation_type) |
6d77dbfc | 7032 | { |
6d77dbfc GN |
7033 | ++vcpu->stat.insn_emulation_fail; |
7034 | trace_kvm_emulate_insn_failed(vcpu); | |
e2366171 | 7035 | |
42cbf068 SC |
7036 | if (emulation_type & EMULTYPE_VMWARE_GP) { |
7037 | kvm_queue_exception_e(vcpu, GP_VECTOR, 0); | |
60fc3d02 | 7038 | return 1; |
42cbf068 | 7039 | } |
e2366171 | 7040 | |
738fece4 SC |
7041 | if (emulation_type & EMULTYPE_SKIP) { |
7042 | vcpu->run->exit_reason = KVM_EXIT_INTERNAL_ERROR; | |
7043 | vcpu->run->internal.suberror = KVM_INTERNAL_ERROR_EMULATION; | |
7044 | vcpu->run->internal.ndata = 0; | |
60fc3d02 | 7045 | return 0; |
738fece4 SC |
7046 | } |
7047 | ||
22da61c9 SC |
7048 | kvm_queue_exception(vcpu, UD_VECTOR); |
7049 | ||
afaf0b2f | 7050 | if (!is_guest_mode(vcpu) && kvm_x86_ops.get_cpl(vcpu) == 0) { |
fc3a9157 JR |
7051 | vcpu->run->exit_reason = KVM_EXIT_INTERNAL_ERROR; |
7052 | vcpu->run->internal.suberror = KVM_INTERNAL_ERROR_EMULATION; | |
7053 | vcpu->run->internal.ndata = 0; | |
60fc3d02 | 7054 | return 0; |
fc3a9157 | 7055 | } |
e2366171 | 7056 | |
60fc3d02 | 7057 | return 1; |
6d77dbfc GN |
7058 | } |
7059 | ||
736c291c | 7060 | static bool reexecute_instruction(struct kvm_vcpu *vcpu, gpa_t cr2_or_gpa, |
991eebf9 GN |
7061 | bool write_fault_to_shadow_pgtable, |
7062 | int emulation_type) | |
a6f177ef | 7063 | { |
736c291c | 7064 | gpa_t gpa = cr2_or_gpa; |
ba049e93 | 7065 | kvm_pfn_t pfn; |
a6f177ef | 7066 | |
92daa48b | 7067 | if (!(emulation_type & EMULTYPE_ALLOW_RETRY_PF)) |
991eebf9 GN |
7068 | return false; |
7069 | ||
92daa48b SC |
7070 | if (WARN_ON_ONCE(is_guest_mode(vcpu)) || |
7071 | WARN_ON_ONCE(!(emulation_type & EMULTYPE_PF))) | |
6c3dfeb6 SC |
7072 | return false; |
7073 | ||
44dd3ffa | 7074 | if (!vcpu->arch.mmu->direct_map) { |
95b3cf69 XG |
7075 | /* |
7076 | * Write permission should be allowed since only | |
7077 | * write access need to be emulated. | |
7078 | */ | |
736c291c | 7079 | gpa = kvm_mmu_gva_to_gpa_write(vcpu, cr2_or_gpa, NULL); |
a6f177ef | 7080 | |
95b3cf69 XG |
7081 | /* |
7082 | * If the mapping is invalid in guest, let cpu retry | |
7083 | * it to generate fault. | |
7084 | */ | |
7085 | if (gpa == UNMAPPED_GVA) | |
7086 | return true; | |
7087 | } | |
a6f177ef | 7088 | |
8e3d9d06 XG |
7089 | /* |
7090 | * Do not retry the unhandleable instruction if it faults on the | |
7091 | * readonly host memory, otherwise it will goto a infinite loop: | |
7092 | * retry instruction -> write #PF -> emulation fail -> retry | |
7093 | * instruction -> ... | |
7094 | */ | |
7095 | pfn = gfn_to_pfn(vcpu->kvm, gpa_to_gfn(gpa)); | |
95b3cf69 XG |
7096 | |
7097 | /* | |
7098 | * If the instruction failed on the error pfn, it can not be fixed, | |
7099 | * report the error to userspace. | |
7100 | */ | |
7101 | if (is_error_noslot_pfn(pfn)) | |
7102 | return false; | |
7103 | ||
7104 | kvm_release_pfn_clean(pfn); | |
7105 | ||
7106 | /* The instructions are well-emulated on direct mmu. */ | |
44dd3ffa | 7107 | if (vcpu->arch.mmu->direct_map) { |
95b3cf69 XG |
7108 | unsigned int indirect_shadow_pages; |
7109 | ||
7110 | spin_lock(&vcpu->kvm->mmu_lock); | |
7111 | indirect_shadow_pages = vcpu->kvm->arch.indirect_shadow_pages; | |
7112 | spin_unlock(&vcpu->kvm->mmu_lock); | |
7113 | ||
7114 | if (indirect_shadow_pages) | |
7115 | kvm_mmu_unprotect_page(vcpu->kvm, gpa_to_gfn(gpa)); | |
7116 | ||
a6f177ef | 7117 | return true; |
8e3d9d06 | 7118 | } |
a6f177ef | 7119 | |
95b3cf69 XG |
7120 | /* |
7121 | * if emulation was due to access to shadowed page table | |
7122 | * and it failed try to unshadow page and re-enter the | |
7123 | * guest to let CPU execute the instruction. | |
7124 | */ | |
7125 | kvm_mmu_unprotect_page(vcpu->kvm, gpa_to_gfn(gpa)); | |
93c05d3e XG |
7126 | |
7127 | /* | |
7128 | * If the access faults on its page table, it can not | |
7129 | * be fixed by unprotecting shadow page and it should | |
7130 | * be reported to userspace. | |
7131 | */ | |
7132 | return !write_fault_to_shadow_pgtable; | |
a6f177ef GN |
7133 | } |
7134 | ||
1cb3f3ae | 7135 | static bool retry_instruction(struct x86_emulate_ctxt *ctxt, |
736c291c | 7136 | gpa_t cr2_or_gpa, int emulation_type) |
1cb3f3ae XG |
7137 | { |
7138 | struct kvm_vcpu *vcpu = emul_to_vcpu(ctxt); | |
736c291c | 7139 | unsigned long last_retry_eip, last_retry_addr, gpa = cr2_or_gpa; |
1cb3f3ae XG |
7140 | |
7141 | last_retry_eip = vcpu->arch.last_retry_eip; | |
7142 | last_retry_addr = vcpu->arch.last_retry_addr; | |
7143 | ||
7144 | /* | |
7145 | * If the emulation is caused by #PF and it is non-page_table | |
7146 | * writing instruction, it means the VM-EXIT is caused by shadow | |
7147 | * page protected, we can zap the shadow page and retry this | |
7148 | * instruction directly. | |
7149 | * | |
7150 | * Note: if the guest uses a non-page-table modifying instruction | |
7151 | * on the PDE that points to the instruction, then we will unmap | |
7152 | * the instruction and go to an infinite loop. So, we cache the | |
7153 | * last retried eip and the last fault address, if we meet the eip | |
7154 | * and the address again, we can break out of the potential infinite | |
7155 | * loop. | |
7156 | */ | |
7157 | vcpu->arch.last_retry_eip = vcpu->arch.last_retry_addr = 0; | |
7158 | ||
92daa48b | 7159 | if (!(emulation_type & EMULTYPE_ALLOW_RETRY_PF)) |
1cb3f3ae XG |
7160 | return false; |
7161 | ||
92daa48b SC |
7162 | if (WARN_ON_ONCE(is_guest_mode(vcpu)) || |
7163 | WARN_ON_ONCE(!(emulation_type & EMULTYPE_PF))) | |
6c3dfeb6 SC |
7164 | return false; |
7165 | ||
1cb3f3ae XG |
7166 | if (x86_page_table_writing_insn(ctxt)) |
7167 | return false; | |
7168 | ||
736c291c | 7169 | if (ctxt->eip == last_retry_eip && last_retry_addr == cr2_or_gpa) |
1cb3f3ae XG |
7170 | return false; |
7171 | ||
7172 | vcpu->arch.last_retry_eip = ctxt->eip; | |
736c291c | 7173 | vcpu->arch.last_retry_addr = cr2_or_gpa; |
1cb3f3ae | 7174 | |
44dd3ffa | 7175 | if (!vcpu->arch.mmu->direct_map) |
736c291c | 7176 | gpa = kvm_mmu_gva_to_gpa_write(vcpu, cr2_or_gpa, NULL); |
1cb3f3ae | 7177 | |
22368028 | 7178 | kvm_mmu_unprotect_page(vcpu->kvm, gpa_to_gfn(gpa)); |
1cb3f3ae XG |
7179 | |
7180 | return true; | |
7181 | } | |
7182 | ||
716d51ab GN |
7183 | static int complete_emulated_mmio(struct kvm_vcpu *vcpu); |
7184 | static int complete_emulated_pio(struct kvm_vcpu *vcpu); | |
7185 | ||
64d60670 | 7186 | static void kvm_smm_changed(struct kvm_vcpu *vcpu) |
a584539b | 7187 | { |
64d60670 | 7188 | if (!(vcpu->arch.hflags & HF_SMM_MASK)) { |
660a5d51 PB |
7189 | /* This is a good place to trace that we are exiting SMM. */ |
7190 | trace_kvm_enter_smm(vcpu->vcpu_id, vcpu->arch.smbase, false); | |
7191 | ||
c43203ca PB |
7192 | /* Process a latched INIT or SMI, if any. */ |
7193 | kvm_make_request(KVM_REQ_EVENT, vcpu); | |
64d60670 | 7194 | } |
699023e2 PB |
7195 | |
7196 | kvm_mmu_reset_context(vcpu); | |
64d60670 PB |
7197 | } |
7198 | ||
4a1e10d5 PB |
7199 | static int kvm_vcpu_check_hw_bp(unsigned long addr, u32 type, u32 dr7, |
7200 | unsigned long *db) | |
7201 | { | |
7202 | u32 dr6 = 0; | |
7203 | int i; | |
7204 | u32 enable, rwlen; | |
7205 | ||
7206 | enable = dr7; | |
7207 | rwlen = dr7 >> 16; | |
7208 | for (i = 0; i < 4; i++, enable >>= 2, rwlen >>= 4) | |
7209 | if ((enable & 3) && (rwlen & 15) == type && db[i] == addr) | |
7210 | dr6 |= (1 << i); | |
7211 | return dr6; | |
7212 | } | |
7213 | ||
120c2c4f | 7214 | static int kvm_vcpu_do_singlestep(struct kvm_vcpu *vcpu) |
663f4c61 PB |
7215 | { |
7216 | struct kvm_run *kvm_run = vcpu->run; | |
7217 | ||
c8401dda | 7218 | if (vcpu->guest_debug & KVM_GUESTDBG_SINGLESTEP) { |
9a3ecd5e | 7219 | kvm_run->debug.arch.dr6 = DR6_BS | DR6_ACTIVE_LOW; |
d5d260c5 | 7220 | kvm_run->debug.arch.pc = kvm_get_linear_rip(vcpu); |
c8401dda PB |
7221 | kvm_run->debug.arch.exception = DB_VECTOR; |
7222 | kvm_run->exit_reason = KVM_EXIT_DEBUG; | |
60fc3d02 | 7223 | return 0; |
663f4c61 | 7224 | } |
120c2c4f | 7225 | kvm_queue_exception_p(vcpu, DB_VECTOR, DR6_BS); |
60fc3d02 | 7226 | return 1; |
663f4c61 PB |
7227 | } |
7228 | ||
6affcbed KH |
7229 | int kvm_skip_emulated_instruction(struct kvm_vcpu *vcpu) |
7230 | { | |
afaf0b2f | 7231 | unsigned long rflags = kvm_x86_ops.get_rflags(vcpu); |
f8ea7c60 | 7232 | int r; |
6affcbed | 7233 | |
afaf0b2f | 7234 | r = kvm_x86_ops.skip_emulated_instruction(vcpu); |
60fc3d02 | 7235 | if (unlikely(!r)) |
f8ea7c60 | 7236 | return 0; |
c8401dda PB |
7237 | |
7238 | /* | |
7239 | * rflags is the old, "raw" value of the flags. The new value has | |
7240 | * not been saved yet. | |
7241 | * | |
7242 | * This is correct even for TF set by the guest, because "the | |
7243 | * processor will not generate this exception after the instruction | |
7244 | * that sets the TF flag". | |
7245 | */ | |
7246 | if (unlikely(rflags & X86_EFLAGS_TF)) | |
120c2c4f | 7247 | r = kvm_vcpu_do_singlestep(vcpu); |
60fc3d02 | 7248 | return r; |
6affcbed KH |
7249 | } |
7250 | EXPORT_SYMBOL_GPL(kvm_skip_emulated_instruction); | |
7251 | ||
4a1e10d5 PB |
7252 | static bool kvm_vcpu_check_breakpoint(struct kvm_vcpu *vcpu, int *r) |
7253 | { | |
4a1e10d5 PB |
7254 | if (unlikely(vcpu->guest_debug & KVM_GUESTDBG_USE_HW_BP) && |
7255 | (vcpu->arch.guest_debug_dr7 & DR7_BP_EN_MASK)) { | |
82b32774 NA |
7256 | struct kvm_run *kvm_run = vcpu->run; |
7257 | unsigned long eip = kvm_get_linear_rip(vcpu); | |
7258 | u32 dr6 = kvm_vcpu_check_hw_bp(eip, 0, | |
4a1e10d5 PB |
7259 | vcpu->arch.guest_debug_dr7, |
7260 | vcpu->arch.eff_db); | |
7261 | ||
7262 | if (dr6 != 0) { | |
9a3ecd5e | 7263 | kvm_run->debug.arch.dr6 = dr6 | DR6_ACTIVE_LOW; |
82b32774 | 7264 | kvm_run->debug.arch.pc = eip; |
4a1e10d5 PB |
7265 | kvm_run->debug.arch.exception = DB_VECTOR; |
7266 | kvm_run->exit_reason = KVM_EXIT_DEBUG; | |
60fc3d02 | 7267 | *r = 0; |
4a1e10d5 PB |
7268 | return true; |
7269 | } | |
7270 | } | |
7271 | ||
4161a569 NA |
7272 | if (unlikely(vcpu->arch.dr7 & DR7_BP_EN_MASK) && |
7273 | !(kvm_get_rflags(vcpu) & X86_EFLAGS_RF)) { | |
82b32774 NA |
7274 | unsigned long eip = kvm_get_linear_rip(vcpu); |
7275 | u32 dr6 = kvm_vcpu_check_hw_bp(eip, 0, | |
4a1e10d5 PB |
7276 | vcpu->arch.dr7, |
7277 | vcpu->arch.db); | |
7278 | ||
7279 | if (dr6 != 0) { | |
4d5523cf | 7280 | kvm_queue_exception_p(vcpu, DB_VECTOR, dr6); |
60fc3d02 | 7281 | *r = 1; |
4a1e10d5 PB |
7282 | return true; |
7283 | } | |
7284 | } | |
7285 | ||
7286 | return false; | |
7287 | } | |
7288 | ||
04789b66 LA |
7289 | static bool is_vmware_backdoor_opcode(struct x86_emulate_ctxt *ctxt) |
7290 | { | |
2d7921c4 AM |
7291 | switch (ctxt->opcode_len) { |
7292 | case 1: | |
7293 | switch (ctxt->b) { | |
7294 | case 0xe4: /* IN */ | |
7295 | case 0xe5: | |
7296 | case 0xec: | |
7297 | case 0xed: | |
7298 | case 0xe6: /* OUT */ | |
7299 | case 0xe7: | |
7300 | case 0xee: | |
7301 | case 0xef: | |
7302 | case 0x6c: /* INS */ | |
7303 | case 0x6d: | |
7304 | case 0x6e: /* OUTS */ | |
7305 | case 0x6f: | |
7306 | return true; | |
7307 | } | |
7308 | break; | |
7309 | case 2: | |
7310 | switch (ctxt->b) { | |
7311 | case 0x33: /* RDPMC */ | |
7312 | return true; | |
7313 | } | |
7314 | break; | |
04789b66 LA |
7315 | } |
7316 | ||
7317 | return false; | |
7318 | } | |
7319 | ||
4aa2691d WH |
7320 | /* |
7321 | * Decode to be emulated instruction. Return EMULATION_OK if success. | |
7322 | */ | |
7323 | int x86_decode_emulated_instruction(struct kvm_vcpu *vcpu, int emulation_type, | |
7324 | void *insn, int insn_len) | |
7325 | { | |
7326 | int r = EMULATION_OK; | |
7327 | struct x86_emulate_ctxt *ctxt = vcpu->arch.emulate_ctxt; | |
7328 | ||
7329 | init_emulate_ctxt(vcpu); | |
7330 | ||
7331 | /* | |
7332 | * We will reenter on the same instruction since we do not set | |
7333 | * complete_userspace_io. This does not handle watchpoints yet, | |
7334 | * those would be handled in the emulate_ops. | |
7335 | */ | |
7336 | if (!(emulation_type & EMULTYPE_SKIP) && | |
7337 | kvm_vcpu_check_breakpoint(vcpu, &r)) | |
7338 | return r; | |
7339 | ||
7340 | ctxt->interruptibility = 0; | |
7341 | ctxt->have_exception = false; | |
7342 | ctxt->exception.vector = -1; | |
7343 | ctxt->perm_ok = false; | |
7344 | ||
7345 | ctxt->ud = emulation_type & EMULTYPE_TRAP_UD; | |
7346 | ||
7347 | r = x86_decode_insn(ctxt, insn, insn_len); | |
7348 | ||
7349 | trace_kvm_emulate_insn_start(vcpu); | |
7350 | ++vcpu->stat.insn_emulation; | |
7351 | ||
7352 | return r; | |
7353 | } | |
7354 | EXPORT_SYMBOL_GPL(x86_decode_emulated_instruction); | |
7355 | ||
736c291c SC |
7356 | int x86_emulate_instruction(struct kvm_vcpu *vcpu, gpa_t cr2_or_gpa, |
7357 | int emulation_type, void *insn, int insn_len) | |
bbd9b64e | 7358 | { |
95cb2295 | 7359 | int r; |
c9b8b07c | 7360 | struct x86_emulate_ctxt *ctxt = vcpu->arch.emulate_ctxt; |
7ae441ea | 7361 | bool writeback = true; |
09e3e2a1 SC |
7362 | bool write_fault_to_spt; |
7363 | ||
7364 | if (unlikely(!kvm_x86_ops.can_emulate_instruction(vcpu, insn, insn_len))) | |
7365 | return 1; | |
bbd9b64e | 7366 | |
c595ceee PB |
7367 | vcpu->arch.l1tf_flush_l1d = true; |
7368 | ||
93c05d3e XG |
7369 | /* |
7370 | * Clear write_fault_to_shadow_pgtable here to ensure it is | |
7371 | * never reused. | |
7372 | */ | |
09e3e2a1 | 7373 | write_fault_to_spt = vcpu->arch.write_fault_to_shadow_pgtable; |
93c05d3e | 7374 | vcpu->arch.write_fault_to_shadow_pgtable = false; |
8d7d8102 | 7375 | |
571008da | 7376 | if (!(emulation_type & EMULTYPE_NO_DECODE)) { |
4aa2691d | 7377 | kvm_clear_exception_queue(vcpu); |
bbd9b64e | 7378 | |
4aa2691d WH |
7379 | r = x86_decode_emulated_instruction(vcpu, emulation_type, |
7380 | insn, insn_len); | |
1d2887e2 | 7381 | if (r != EMULATION_OK) { |
b4000606 | 7382 | if ((emulation_type & EMULTYPE_TRAP_UD) || |
c83fad65 SC |
7383 | (emulation_type & EMULTYPE_TRAP_UD_FORCED)) { |
7384 | kvm_queue_exception(vcpu, UD_VECTOR); | |
60fc3d02 | 7385 | return 1; |
c83fad65 | 7386 | } |
736c291c SC |
7387 | if (reexecute_instruction(vcpu, cr2_or_gpa, |
7388 | write_fault_to_spt, | |
7389 | emulation_type)) | |
60fc3d02 | 7390 | return 1; |
8530a79c | 7391 | if (ctxt->have_exception) { |
c8848cee JD |
7392 | /* |
7393 | * #UD should result in just EMULATION_FAILED, and trap-like | |
7394 | * exception should not be encountered during decode. | |
7395 | */ | |
7396 | WARN_ON_ONCE(ctxt->exception.vector == UD_VECTOR || | |
7397 | exception_type(ctxt->exception.vector) == EXCPT_TRAP); | |
8530a79c | 7398 | inject_emulated_exception(vcpu); |
60fc3d02 | 7399 | return 1; |
8530a79c | 7400 | } |
e2366171 | 7401 | return handle_emulation_failure(vcpu, emulation_type); |
bbd9b64e CO |
7402 | } |
7403 | } | |
7404 | ||
42cbf068 SC |
7405 | if ((emulation_type & EMULTYPE_VMWARE_GP) && |
7406 | !is_vmware_backdoor_opcode(ctxt)) { | |
7407 | kvm_queue_exception_e(vcpu, GP_VECTOR, 0); | |
60fc3d02 | 7408 | return 1; |
42cbf068 | 7409 | } |
04789b66 | 7410 | |
1957aa63 SC |
7411 | /* |
7412 | * Note, EMULTYPE_SKIP is intended for use *only* by vendor callbacks | |
7413 | * for kvm_skip_emulated_instruction(). The caller is responsible for | |
7414 | * updating interruptibility state and injecting single-step #DBs. | |
7415 | */ | |
ba8afb6b | 7416 | if (emulation_type & EMULTYPE_SKIP) { |
9dac77fa | 7417 | kvm_rip_write(vcpu, ctxt->_eip); |
bb663c7a NA |
7418 | if (ctxt->eflags & X86_EFLAGS_RF) |
7419 | kvm_set_rflags(vcpu, ctxt->eflags & ~X86_EFLAGS_RF); | |
60fc3d02 | 7420 | return 1; |
ba8afb6b GN |
7421 | } |
7422 | ||
736c291c | 7423 | if (retry_instruction(ctxt, cr2_or_gpa, emulation_type)) |
60fc3d02 | 7424 | return 1; |
1cb3f3ae | 7425 | |
7ae441ea | 7426 | /* this is needed for vmware backdoor interface to work since it |
4d2179e1 | 7427 | changes registers values during IO operation */ |
7ae441ea GN |
7428 | if (vcpu->arch.emulate_regs_need_sync_from_vcpu) { |
7429 | vcpu->arch.emulate_regs_need_sync_from_vcpu = false; | |
dd856efa | 7430 | emulator_invalidate_register_cache(ctxt); |
7ae441ea | 7431 | } |
4d2179e1 | 7432 | |
5cd21917 | 7433 | restart: |
92daa48b SC |
7434 | if (emulation_type & EMULTYPE_PF) { |
7435 | /* Save the faulting GPA (cr2) in the address field */ | |
7436 | ctxt->exception.address = cr2_or_gpa; | |
7437 | ||
7438 | /* With shadow page tables, cr2 contains a GVA or nGPA. */ | |
7439 | if (vcpu->arch.mmu->direct_map) { | |
744e699c SC |
7440 | ctxt->gpa_available = true; |
7441 | ctxt->gpa_val = cr2_or_gpa; | |
92daa48b SC |
7442 | } |
7443 | } else { | |
7444 | /* Sanitize the address out of an abundance of paranoia. */ | |
7445 | ctxt->exception.address = 0; | |
7446 | } | |
0f89b207 | 7447 | |
9d74191a | 7448 | r = x86_emulate_insn(ctxt); |
bbd9b64e | 7449 | |
775fde86 | 7450 | if (r == EMULATION_INTERCEPTED) |
60fc3d02 | 7451 | return 1; |
775fde86 | 7452 | |
d2ddd1c4 | 7453 | if (r == EMULATION_FAILED) { |
736c291c | 7454 | if (reexecute_instruction(vcpu, cr2_or_gpa, write_fault_to_spt, |
991eebf9 | 7455 | emulation_type)) |
60fc3d02 | 7456 | return 1; |
c3cd7ffa | 7457 | |
e2366171 | 7458 | return handle_emulation_failure(vcpu, emulation_type); |
bbd9b64e CO |
7459 | } |
7460 | ||
9d74191a | 7461 | if (ctxt->have_exception) { |
60fc3d02 | 7462 | r = 1; |
ef54bcfe PB |
7463 | if (inject_emulated_exception(vcpu)) |
7464 | return r; | |
d2ddd1c4 | 7465 | } else if (vcpu->arch.pio.count) { |
0912c977 PB |
7466 | if (!vcpu->arch.pio.in) { |
7467 | /* FIXME: return into emulator if single-stepping. */ | |
3457e419 | 7468 | vcpu->arch.pio.count = 0; |
0912c977 | 7469 | } else { |
7ae441ea | 7470 | writeback = false; |
716d51ab GN |
7471 | vcpu->arch.complete_userspace_io = complete_emulated_pio; |
7472 | } | |
60fc3d02 | 7473 | r = 0; |
7ae441ea | 7474 | } else if (vcpu->mmio_needed) { |
bc8a0aaf SC |
7475 | ++vcpu->stat.mmio_exits; |
7476 | ||
7ae441ea GN |
7477 | if (!vcpu->mmio_is_write) |
7478 | writeback = false; | |
60fc3d02 | 7479 | r = 0; |
716d51ab | 7480 | vcpu->arch.complete_userspace_io = complete_emulated_mmio; |
7ae441ea | 7481 | } else if (r == EMULATION_RESTART) |
5cd21917 | 7482 | goto restart; |
d2ddd1c4 | 7483 | else |
60fc3d02 | 7484 | r = 1; |
f850e2e6 | 7485 | |
7ae441ea | 7486 | if (writeback) { |
afaf0b2f | 7487 | unsigned long rflags = kvm_x86_ops.get_rflags(vcpu); |
9d74191a | 7488 | toggle_interruptibility(vcpu, ctxt->interruptibility); |
7ae441ea | 7489 | vcpu->arch.emulate_regs_need_sync_to_vcpu = false; |
38827dbd | 7490 | if (!ctxt->have_exception || |
75ee23b3 SC |
7491 | exception_type(ctxt->exception.vector) == EXCPT_TRAP) { |
7492 | kvm_rip_write(vcpu, ctxt->eip); | |
384dea1c | 7493 | if (r && (ctxt->tf || (vcpu->guest_debug & KVM_GUESTDBG_SINGLESTEP))) |
120c2c4f | 7494 | r = kvm_vcpu_do_singlestep(vcpu); |
afaf0b2f SC |
7495 | if (kvm_x86_ops.update_emulated_instruction) |
7496 | kvm_x86_ops.update_emulated_instruction(vcpu); | |
38827dbd | 7497 | __kvm_set_rflags(vcpu, ctxt->eflags); |
75ee23b3 | 7498 | } |
6addfc42 PB |
7499 | |
7500 | /* | |
7501 | * For STI, interrupts are shadowed; so KVM_REQ_EVENT will | |
7502 | * do nothing, and it will be requested again as soon as | |
7503 | * the shadow expires. But we still need to check here, | |
7504 | * because POPF has no interrupt shadow. | |
7505 | */ | |
7506 | if (unlikely((ctxt->eflags & ~rflags) & X86_EFLAGS_IF)) | |
7507 | kvm_make_request(KVM_REQ_EVENT, vcpu); | |
7ae441ea GN |
7508 | } else |
7509 | vcpu->arch.emulate_regs_need_sync_to_vcpu = true; | |
e85d28f8 GN |
7510 | |
7511 | return r; | |
de7d789a | 7512 | } |
c60658d1 SC |
7513 | |
7514 | int kvm_emulate_instruction(struct kvm_vcpu *vcpu, int emulation_type) | |
7515 | { | |
7516 | return x86_emulate_instruction(vcpu, 0, emulation_type, NULL, 0); | |
7517 | } | |
7518 | EXPORT_SYMBOL_GPL(kvm_emulate_instruction); | |
7519 | ||
7520 | int kvm_emulate_instruction_from_buffer(struct kvm_vcpu *vcpu, | |
7521 | void *insn, int insn_len) | |
7522 | { | |
7523 | return x86_emulate_instruction(vcpu, 0, 0, insn, insn_len); | |
7524 | } | |
7525 | EXPORT_SYMBOL_GPL(kvm_emulate_instruction_from_buffer); | |
de7d789a | 7526 | |
8764ed55 SC |
7527 | static int complete_fast_pio_out_port_0x7e(struct kvm_vcpu *vcpu) |
7528 | { | |
7529 | vcpu->arch.pio.count = 0; | |
7530 | return 1; | |
7531 | } | |
7532 | ||
45def77e SC |
7533 | static int complete_fast_pio_out(struct kvm_vcpu *vcpu) |
7534 | { | |
7535 | vcpu->arch.pio.count = 0; | |
7536 | ||
7537 | if (unlikely(!kvm_is_linear_rip(vcpu, vcpu->arch.pio.linear_rip))) | |
7538 | return 1; | |
7539 | ||
7540 | return kvm_skip_emulated_instruction(vcpu); | |
7541 | } | |
7542 | ||
dca7f128 SC |
7543 | static int kvm_fast_pio_out(struct kvm_vcpu *vcpu, int size, |
7544 | unsigned short port) | |
de7d789a | 7545 | { |
de3cd117 | 7546 | unsigned long val = kvm_rax_read(vcpu); |
2e3bb4d8 SC |
7547 | int ret = emulator_pio_out(vcpu, size, port, &val, 1); |
7548 | ||
8764ed55 SC |
7549 | if (ret) |
7550 | return ret; | |
45def77e | 7551 | |
8764ed55 SC |
7552 | /* |
7553 | * Workaround userspace that relies on old KVM behavior of %rip being | |
7554 | * incremented prior to exiting to userspace to handle "OUT 0x7e". | |
7555 | */ | |
7556 | if (port == 0x7e && | |
7557 | kvm_check_has_quirk(vcpu->kvm, KVM_X86_QUIRK_OUT_7E_INC_RIP)) { | |
7558 | vcpu->arch.complete_userspace_io = | |
7559 | complete_fast_pio_out_port_0x7e; | |
7560 | kvm_skip_emulated_instruction(vcpu); | |
7561 | } else { | |
45def77e SC |
7562 | vcpu->arch.pio.linear_rip = kvm_get_linear_rip(vcpu); |
7563 | vcpu->arch.complete_userspace_io = complete_fast_pio_out; | |
7564 | } | |
8764ed55 | 7565 | return 0; |
de7d789a | 7566 | } |
de7d789a | 7567 | |
8370c3d0 TL |
7568 | static int complete_fast_pio_in(struct kvm_vcpu *vcpu) |
7569 | { | |
7570 | unsigned long val; | |
7571 | ||
7572 | /* We should only ever be called with arch.pio.count equal to 1 */ | |
7573 | BUG_ON(vcpu->arch.pio.count != 1); | |
7574 | ||
45def77e SC |
7575 | if (unlikely(!kvm_is_linear_rip(vcpu, vcpu->arch.pio.linear_rip))) { |
7576 | vcpu->arch.pio.count = 0; | |
7577 | return 1; | |
7578 | } | |
7579 | ||
8370c3d0 | 7580 | /* For size less than 4 we merge, else we zero extend */ |
de3cd117 | 7581 | val = (vcpu->arch.pio.size < 4) ? kvm_rax_read(vcpu) : 0; |
8370c3d0 TL |
7582 | |
7583 | /* | |
2e3bb4d8 | 7584 | * Since vcpu->arch.pio.count == 1 let emulator_pio_in perform |
8370c3d0 TL |
7585 | * the copy and tracing |
7586 | */ | |
2e3bb4d8 | 7587 | emulator_pio_in(vcpu, vcpu->arch.pio.size, vcpu->arch.pio.port, &val, 1); |
de3cd117 | 7588 | kvm_rax_write(vcpu, val); |
8370c3d0 | 7589 | |
45def77e | 7590 | return kvm_skip_emulated_instruction(vcpu); |
8370c3d0 TL |
7591 | } |
7592 | ||
dca7f128 SC |
7593 | static int kvm_fast_pio_in(struct kvm_vcpu *vcpu, int size, |
7594 | unsigned short port) | |
8370c3d0 TL |
7595 | { |
7596 | unsigned long val; | |
7597 | int ret; | |
7598 | ||
7599 | /* For size less than 4 we merge, else we zero extend */ | |
de3cd117 | 7600 | val = (size < 4) ? kvm_rax_read(vcpu) : 0; |
8370c3d0 | 7601 | |
2e3bb4d8 | 7602 | ret = emulator_pio_in(vcpu, size, port, &val, 1); |
8370c3d0 | 7603 | if (ret) { |
de3cd117 | 7604 | kvm_rax_write(vcpu, val); |
8370c3d0 TL |
7605 | return ret; |
7606 | } | |
7607 | ||
45def77e | 7608 | vcpu->arch.pio.linear_rip = kvm_get_linear_rip(vcpu); |
8370c3d0 TL |
7609 | vcpu->arch.complete_userspace_io = complete_fast_pio_in; |
7610 | ||
7611 | return 0; | |
7612 | } | |
dca7f128 SC |
7613 | |
7614 | int kvm_fast_pio(struct kvm_vcpu *vcpu, int size, unsigned short port, int in) | |
7615 | { | |
45def77e | 7616 | int ret; |
dca7f128 | 7617 | |
dca7f128 | 7618 | if (in) |
45def77e | 7619 | ret = kvm_fast_pio_in(vcpu, size, port); |
dca7f128 | 7620 | else |
45def77e SC |
7621 | ret = kvm_fast_pio_out(vcpu, size, port); |
7622 | return ret && kvm_skip_emulated_instruction(vcpu); | |
dca7f128 SC |
7623 | } |
7624 | EXPORT_SYMBOL_GPL(kvm_fast_pio); | |
8370c3d0 | 7625 | |
251a5fd6 | 7626 | static int kvmclock_cpu_down_prep(unsigned int cpu) |
8cfdc000 | 7627 | { |
0a3aee0d | 7628 | __this_cpu_write(cpu_tsc_khz, 0); |
251a5fd6 | 7629 | return 0; |
8cfdc000 ZA |
7630 | } |
7631 | ||
7632 | static void tsc_khz_changed(void *data) | |
c8076604 | 7633 | { |
8cfdc000 ZA |
7634 | struct cpufreq_freqs *freq = data; |
7635 | unsigned long khz = 0; | |
7636 | ||
7637 | if (data) | |
7638 | khz = freq->new; | |
7639 | else if (!boot_cpu_has(X86_FEATURE_CONSTANT_TSC)) | |
7640 | khz = cpufreq_quick_get(raw_smp_processor_id()); | |
7641 | if (!khz) | |
7642 | khz = tsc_khz; | |
0a3aee0d | 7643 | __this_cpu_write(cpu_tsc_khz, khz); |
c8076604 GH |
7644 | } |
7645 | ||
5fa4ec9c | 7646 | #ifdef CONFIG_X86_64 |
0092e434 VK |
7647 | static void kvm_hyperv_tsc_notifier(void) |
7648 | { | |
0092e434 VK |
7649 | struct kvm *kvm; |
7650 | struct kvm_vcpu *vcpu; | |
7651 | int cpu; | |
7652 | ||
0d9ce162 | 7653 | mutex_lock(&kvm_lock); |
0092e434 VK |
7654 | list_for_each_entry(kvm, &vm_list, vm_list) |
7655 | kvm_make_mclock_inprogress_request(kvm); | |
7656 | ||
7657 | hyperv_stop_tsc_emulation(); | |
7658 | ||
7659 | /* TSC frequency always matches when on Hyper-V */ | |
7660 | for_each_present_cpu(cpu) | |
7661 | per_cpu(cpu_tsc_khz, cpu) = tsc_khz; | |
7662 | kvm_max_guest_tsc_khz = tsc_khz; | |
7663 | ||
7664 | list_for_each_entry(kvm, &vm_list, vm_list) { | |
7665 | struct kvm_arch *ka = &kvm->arch; | |
7666 | ||
7667 | spin_lock(&ka->pvclock_gtod_sync_lock); | |
7668 | ||
7669 | pvclock_update_vm_gtod_copy(kvm); | |
7670 | ||
7671 | kvm_for_each_vcpu(cpu, vcpu, kvm) | |
7672 | kvm_make_request(KVM_REQ_CLOCK_UPDATE, vcpu); | |
7673 | ||
7674 | kvm_for_each_vcpu(cpu, vcpu, kvm) | |
7675 | kvm_clear_request(KVM_REQ_MCLOCK_INPROGRESS, vcpu); | |
7676 | ||
7677 | spin_unlock(&ka->pvclock_gtod_sync_lock); | |
7678 | } | |
0d9ce162 | 7679 | mutex_unlock(&kvm_lock); |
0092e434 | 7680 | } |
5fa4ec9c | 7681 | #endif |
0092e434 | 7682 | |
df24014a | 7683 | static void __kvmclock_cpufreq_notifier(struct cpufreq_freqs *freq, int cpu) |
c8076604 | 7684 | { |
c8076604 GH |
7685 | struct kvm *kvm; |
7686 | struct kvm_vcpu *vcpu; | |
7687 | int i, send_ipi = 0; | |
7688 | ||
8cfdc000 ZA |
7689 | /* |
7690 | * We allow guests to temporarily run on slowing clocks, | |
7691 | * provided we notify them after, or to run on accelerating | |
7692 | * clocks, provided we notify them before. Thus time never | |
7693 | * goes backwards. | |
7694 | * | |
7695 | * However, we have a problem. We can't atomically update | |
7696 | * the frequency of a given CPU from this function; it is | |
7697 | * merely a notifier, which can be called from any CPU. | |
7698 | * Changing the TSC frequency at arbitrary points in time | |
7699 | * requires a recomputation of local variables related to | |
7700 | * the TSC for each VCPU. We must flag these local variables | |
7701 | * to be updated and be sure the update takes place with the | |
7702 | * new frequency before any guests proceed. | |
7703 | * | |
7704 | * Unfortunately, the combination of hotplug CPU and frequency | |
7705 | * change creates an intractable locking scenario; the order | |
7706 | * of when these callouts happen is undefined with respect to | |
7707 | * CPU hotplug, and they can race with each other. As such, | |
7708 | * merely setting per_cpu(cpu_tsc_khz) = X during a hotadd is | |
7709 | * undefined; you can actually have a CPU frequency change take | |
7710 | * place in between the computation of X and the setting of the | |
7711 | * variable. To protect against this problem, all updates of | |
7712 | * the per_cpu tsc_khz variable are done in an interrupt | |
7713 | * protected IPI, and all callers wishing to update the value | |
7714 | * must wait for a synchronous IPI to complete (which is trivial | |
7715 | * if the caller is on the CPU already). This establishes the | |
7716 | * necessary total order on variable updates. | |
7717 | * | |
7718 | * Note that because a guest time update may take place | |
7719 | * anytime after the setting of the VCPU's request bit, the | |
7720 | * correct TSC value must be set before the request. However, | |
7721 | * to ensure the update actually makes it to any guest which | |
7722 | * starts running in hardware virtualization between the set | |
7723 | * and the acquisition of the spinlock, we must also ping the | |
7724 | * CPU after setting the request bit. | |
7725 | * | |
7726 | */ | |
7727 | ||
df24014a | 7728 | smp_call_function_single(cpu, tsc_khz_changed, freq, 1); |
c8076604 | 7729 | |
0d9ce162 | 7730 | mutex_lock(&kvm_lock); |
c8076604 | 7731 | list_for_each_entry(kvm, &vm_list, vm_list) { |
988a2cae | 7732 | kvm_for_each_vcpu(i, vcpu, kvm) { |
df24014a | 7733 | if (vcpu->cpu != cpu) |
c8076604 | 7734 | continue; |
c285545f | 7735 | kvm_make_request(KVM_REQ_CLOCK_UPDATE, vcpu); |
0d9ce162 | 7736 | if (vcpu->cpu != raw_smp_processor_id()) |
8cfdc000 | 7737 | send_ipi = 1; |
c8076604 GH |
7738 | } |
7739 | } | |
0d9ce162 | 7740 | mutex_unlock(&kvm_lock); |
c8076604 GH |
7741 | |
7742 | if (freq->old < freq->new && send_ipi) { | |
7743 | /* | |
7744 | * We upscale the frequency. Must make the guest | |
7745 | * doesn't see old kvmclock values while running with | |
7746 | * the new frequency, otherwise we risk the guest sees | |
7747 | * time go backwards. | |
7748 | * | |
7749 | * In case we update the frequency for another cpu | |
7750 | * (which might be in guest context) send an interrupt | |
7751 | * to kick the cpu out of guest context. Next time | |
7752 | * guest context is entered kvmclock will be updated, | |
7753 | * so the guest will not see stale values. | |
7754 | */ | |
df24014a | 7755 | smp_call_function_single(cpu, tsc_khz_changed, freq, 1); |
c8076604 | 7756 | } |
df24014a VK |
7757 | } |
7758 | ||
7759 | static int kvmclock_cpufreq_notifier(struct notifier_block *nb, unsigned long val, | |
7760 | void *data) | |
7761 | { | |
7762 | struct cpufreq_freqs *freq = data; | |
7763 | int cpu; | |
7764 | ||
7765 | if (val == CPUFREQ_PRECHANGE && freq->old > freq->new) | |
7766 | return 0; | |
7767 | if (val == CPUFREQ_POSTCHANGE && freq->old < freq->new) | |
7768 | return 0; | |
7769 | ||
7770 | for_each_cpu(cpu, freq->policy->cpus) | |
7771 | __kvmclock_cpufreq_notifier(freq, cpu); | |
7772 | ||
c8076604 GH |
7773 | return 0; |
7774 | } | |
7775 | ||
7776 | static struct notifier_block kvmclock_cpufreq_notifier_block = { | |
8cfdc000 ZA |
7777 | .notifier_call = kvmclock_cpufreq_notifier |
7778 | }; | |
7779 | ||
251a5fd6 | 7780 | static int kvmclock_cpu_online(unsigned int cpu) |
8cfdc000 | 7781 | { |
251a5fd6 SAS |
7782 | tsc_khz_changed(NULL); |
7783 | return 0; | |
8cfdc000 ZA |
7784 | } |
7785 | ||
b820cc0c ZA |
7786 | static void kvm_timer_init(void) |
7787 | { | |
c285545f | 7788 | max_tsc_khz = tsc_khz; |
460dd42e | 7789 | |
b820cc0c | 7790 | if (!boot_cpu_has(X86_FEATURE_CONSTANT_TSC)) { |
c285545f | 7791 | #ifdef CONFIG_CPU_FREQ |
aaec7c03 | 7792 | struct cpufreq_policy *policy; |
758f588d BP |
7793 | int cpu; |
7794 | ||
3e26f230 | 7795 | cpu = get_cpu(); |
aaec7c03 | 7796 | policy = cpufreq_cpu_get(cpu); |
9a11997e WL |
7797 | if (policy) { |
7798 | if (policy->cpuinfo.max_freq) | |
7799 | max_tsc_khz = policy->cpuinfo.max_freq; | |
7800 | cpufreq_cpu_put(policy); | |
7801 | } | |
3e26f230 | 7802 | put_cpu(); |
c285545f | 7803 | #endif |
b820cc0c ZA |
7804 | cpufreq_register_notifier(&kvmclock_cpufreq_notifier_block, |
7805 | CPUFREQ_TRANSITION_NOTIFIER); | |
7806 | } | |
460dd42e | 7807 | |
73c1b41e | 7808 | cpuhp_setup_state(CPUHP_AP_X86_KVM_CLK_ONLINE, "x86/kvm/clk:online", |
251a5fd6 | 7809 | kvmclock_cpu_online, kvmclock_cpu_down_prep); |
b820cc0c ZA |
7810 | } |
7811 | ||
dd60d217 AK |
7812 | DEFINE_PER_CPU(struct kvm_vcpu *, current_vcpu); |
7813 | EXPORT_PER_CPU_SYMBOL_GPL(current_vcpu); | |
ff9d07a0 | 7814 | |
f5132b01 | 7815 | int kvm_is_in_guest(void) |
ff9d07a0 | 7816 | { |
086c9855 | 7817 | return __this_cpu_read(current_vcpu) != NULL; |
ff9d07a0 ZY |
7818 | } |
7819 | ||
7820 | static int kvm_is_user_mode(void) | |
7821 | { | |
7822 | int user_mode = 3; | |
dcf46b94 | 7823 | |
086c9855 | 7824 | if (__this_cpu_read(current_vcpu)) |
afaf0b2f | 7825 | user_mode = kvm_x86_ops.get_cpl(__this_cpu_read(current_vcpu)); |
dcf46b94 | 7826 | |
ff9d07a0 ZY |
7827 | return user_mode != 0; |
7828 | } | |
7829 | ||
7830 | static unsigned long kvm_get_guest_ip(void) | |
7831 | { | |
7832 | unsigned long ip = 0; | |
dcf46b94 | 7833 | |
086c9855 AS |
7834 | if (__this_cpu_read(current_vcpu)) |
7835 | ip = kvm_rip_read(__this_cpu_read(current_vcpu)); | |
dcf46b94 | 7836 | |
ff9d07a0 ZY |
7837 | return ip; |
7838 | } | |
7839 | ||
8479e04e LK |
7840 | static void kvm_handle_intel_pt_intr(void) |
7841 | { | |
7842 | struct kvm_vcpu *vcpu = __this_cpu_read(current_vcpu); | |
7843 | ||
7844 | kvm_make_request(KVM_REQ_PMI, vcpu); | |
7845 | __set_bit(MSR_CORE_PERF_GLOBAL_OVF_CTRL_TRACE_TOPA_PMI_BIT, | |
7846 | (unsigned long *)&vcpu->arch.pmu.global_status); | |
7847 | } | |
7848 | ||
ff9d07a0 ZY |
7849 | static struct perf_guest_info_callbacks kvm_guest_cbs = { |
7850 | .is_in_guest = kvm_is_in_guest, | |
7851 | .is_user_mode = kvm_is_user_mode, | |
7852 | .get_guest_ip = kvm_get_guest_ip, | |
8479e04e | 7853 | .handle_intel_pt_intr = kvm_handle_intel_pt_intr, |
ff9d07a0 ZY |
7854 | }; |
7855 | ||
16e8d74d MT |
7856 | #ifdef CONFIG_X86_64 |
7857 | static void pvclock_gtod_update_fn(struct work_struct *work) | |
7858 | { | |
d828199e MT |
7859 | struct kvm *kvm; |
7860 | ||
7861 | struct kvm_vcpu *vcpu; | |
7862 | int i; | |
7863 | ||
0d9ce162 | 7864 | mutex_lock(&kvm_lock); |
d828199e MT |
7865 | list_for_each_entry(kvm, &vm_list, vm_list) |
7866 | kvm_for_each_vcpu(i, vcpu, kvm) | |
105b21bb | 7867 | kvm_make_request(KVM_REQ_MASTERCLOCK_UPDATE, vcpu); |
d828199e | 7868 | atomic_set(&kvm_guest_has_master_clock, 0); |
0d9ce162 | 7869 | mutex_unlock(&kvm_lock); |
16e8d74d MT |
7870 | } |
7871 | ||
7872 | static DECLARE_WORK(pvclock_gtod_work, pvclock_gtod_update_fn); | |
7873 | ||
7874 | /* | |
7875 | * Notification about pvclock gtod data update. | |
7876 | */ | |
7877 | static int pvclock_gtod_notify(struct notifier_block *nb, unsigned long unused, | |
7878 | void *priv) | |
7879 | { | |
7880 | struct pvclock_gtod_data *gtod = &pvclock_gtod_data; | |
7881 | struct timekeeper *tk = priv; | |
7882 | ||
7883 | update_pvclock_gtod(tk); | |
7884 | ||
7885 | /* disable master clock if host does not trust, or does not | |
b0c39dc6 | 7886 | * use, TSC based clocksource. |
16e8d74d | 7887 | */ |
b0c39dc6 | 7888 | if (!gtod_is_based_on_tsc(gtod->clock.vclock_mode) && |
16e8d74d MT |
7889 | atomic_read(&kvm_guest_has_master_clock) != 0) |
7890 | queue_work(system_long_wq, &pvclock_gtod_work); | |
7891 | ||
7892 | return 0; | |
7893 | } | |
7894 | ||
7895 | static struct notifier_block pvclock_gtod_notifier = { | |
7896 | .notifier_call = pvclock_gtod_notify, | |
7897 | }; | |
7898 | #endif | |
7899 | ||
f8c16bba | 7900 | int kvm_arch_init(void *opaque) |
043405e1 | 7901 | { |
d008dfdb | 7902 | struct kvm_x86_init_ops *ops = opaque; |
b820cc0c | 7903 | int r; |
f8c16bba | 7904 | |
afaf0b2f | 7905 | if (kvm_x86_ops.hardware_enable) { |
f8c16bba | 7906 | printk(KERN_ERR "kvm: already loaded the other module\n"); |
56c6d28a ZX |
7907 | r = -EEXIST; |
7908 | goto out; | |
f8c16bba ZX |
7909 | } |
7910 | ||
7911 | if (!ops->cpu_has_kvm_support()) { | |
ef935c25 | 7912 | pr_err_ratelimited("kvm: no hardware support\n"); |
56c6d28a ZX |
7913 | r = -EOPNOTSUPP; |
7914 | goto out; | |
f8c16bba ZX |
7915 | } |
7916 | if (ops->disabled_by_bios()) { | |
ef935c25 | 7917 | pr_err_ratelimited("kvm: disabled by bios\n"); |
56c6d28a ZX |
7918 | r = -EOPNOTSUPP; |
7919 | goto out; | |
f8c16bba ZX |
7920 | } |
7921 | ||
b666a4b6 MO |
7922 | /* |
7923 | * KVM explicitly assumes that the guest has an FPU and | |
7924 | * FXSAVE/FXRSTOR. For example, the KVM_GET_FPU explicitly casts the | |
7925 | * vCPU's FPU state as a fxregs_state struct. | |
7926 | */ | |
7927 | if (!boot_cpu_has(X86_FEATURE_FPU) || !boot_cpu_has(X86_FEATURE_FXSR)) { | |
7928 | printk(KERN_ERR "kvm: inadequate fpu\n"); | |
7929 | r = -EOPNOTSUPP; | |
7930 | goto out; | |
7931 | } | |
7932 | ||
013f6a5d | 7933 | r = -ENOMEM; |
ed8e4812 | 7934 | x86_fpu_cache = kmem_cache_create("x86_fpu", sizeof(struct fpu), |
b666a4b6 MO |
7935 | __alignof__(struct fpu), SLAB_ACCOUNT, |
7936 | NULL); | |
7937 | if (!x86_fpu_cache) { | |
7938 | printk(KERN_ERR "kvm: failed to allocate cache for x86 fpu\n"); | |
7939 | goto out; | |
7940 | } | |
7941 | ||
c9b8b07c SC |
7942 | x86_emulator_cache = kvm_alloc_emulator_cache(); |
7943 | if (!x86_emulator_cache) { | |
7944 | pr_err("kvm: failed to allocate cache for x86 emulator\n"); | |
7945 | goto out_free_x86_fpu_cache; | |
7946 | } | |
7947 | ||
7e34fbd0 SC |
7948 | user_return_msrs = alloc_percpu(struct kvm_user_return_msrs); |
7949 | if (!user_return_msrs) { | |
7950 | printk(KERN_ERR "kvm: failed to allocate percpu kvm_user_return_msrs\n"); | |
c9b8b07c | 7951 | goto out_free_x86_emulator_cache; |
013f6a5d MT |
7952 | } |
7953 | ||
97db56ce AK |
7954 | r = kvm_mmu_module_init(); |
7955 | if (r) | |
013f6a5d | 7956 | goto out_free_percpu; |
97db56ce | 7957 | |
7b52345e | 7958 | kvm_mmu_set_mask_ptes(PT_USER_MASK, PT_ACCESSED_MASK, |
ffb128c8 | 7959 | PT_DIRTY_MASK, PT64_NX_MASK, 0, |
d0ec49d4 | 7960 | PT_PRESENT_MASK, 0, sme_me_mask); |
b820cc0c | 7961 | kvm_timer_init(); |
c8076604 | 7962 | |
ff9d07a0 ZY |
7963 | perf_register_guest_info_callbacks(&kvm_guest_cbs); |
7964 | ||
cfc48181 | 7965 | if (boot_cpu_has(X86_FEATURE_XSAVE)) { |
2acf923e | 7966 | host_xcr0 = xgetbv(XCR_XFEATURE_ENABLED_MASK); |
cfc48181 SC |
7967 | supported_xcr0 = host_xcr0 & KVM_SUPPORTED_XCR0; |
7968 | } | |
2acf923e | 7969 | |
c5cc421b | 7970 | kvm_lapic_init(); |
0c5f81da WL |
7971 | if (pi_inject_timer == -1) |
7972 | pi_inject_timer = housekeeping_enabled(HK_FLAG_TIMER); | |
16e8d74d MT |
7973 | #ifdef CONFIG_X86_64 |
7974 | pvclock_gtod_register_notifier(&pvclock_gtod_notifier); | |
0092e434 | 7975 | |
5fa4ec9c | 7976 | if (hypervisor_is_type(X86_HYPER_MS_HYPERV)) |
0092e434 | 7977 | set_hv_tscchange_cb(kvm_hyperv_tsc_notifier); |
16e8d74d MT |
7978 | #endif |
7979 | ||
f8c16bba | 7980 | return 0; |
56c6d28a | 7981 | |
013f6a5d | 7982 | out_free_percpu: |
7e34fbd0 | 7983 | free_percpu(user_return_msrs); |
c9b8b07c SC |
7984 | out_free_x86_emulator_cache: |
7985 | kmem_cache_destroy(x86_emulator_cache); | |
b666a4b6 MO |
7986 | out_free_x86_fpu_cache: |
7987 | kmem_cache_destroy(x86_fpu_cache); | |
56c6d28a | 7988 | out: |
56c6d28a | 7989 | return r; |
043405e1 | 7990 | } |
8776e519 | 7991 | |
f8c16bba ZX |
7992 | void kvm_arch_exit(void) |
7993 | { | |
0092e434 | 7994 | #ifdef CONFIG_X86_64 |
5fa4ec9c | 7995 | if (hypervisor_is_type(X86_HYPER_MS_HYPERV)) |
0092e434 VK |
7996 | clear_hv_tscchange_cb(); |
7997 | #endif | |
cef84c30 | 7998 | kvm_lapic_exit(); |
ff9d07a0 ZY |
7999 | perf_unregister_guest_info_callbacks(&kvm_guest_cbs); |
8000 | ||
888d256e JK |
8001 | if (!boot_cpu_has(X86_FEATURE_CONSTANT_TSC)) |
8002 | cpufreq_unregister_notifier(&kvmclock_cpufreq_notifier_block, | |
8003 | CPUFREQ_TRANSITION_NOTIFIER); | |
251a5fd6 | 8004 | cpuhp_remove_state_nocalls(CPUHP_AP_X86_KVM_CLK_ONLINE); |
16e8d74d MT |
8005 | #ifdef CONFIG_X86_64 |
8006 | pvclock_gtod_unregister_notifier(&pvclock_gtod_notifier); | |
8007 | #endif | |
afaf0b2f | 8008 | kvm_x86_ops.hardware_enable = NULL; |
56c6d28a | 8009 | kvm_mmu_module_exit(); |
7e34fbd0 | 8010 | free_percpu(user_return_msrs); |
b666a4b6 | 8011 | kmem_cache_destroy(x86_fpu_cache); |
56c6d28a | 8012 | } |
f8c16bba | 8013 | |
872f36eb | 8014 | static int __kvm_vcpu_halt(struct kvm_vcpu *vcpu, int state, int reason) |
8776e519 HB |
8015 | { |
8016 | ++vcpu->stat.halt_exits; | |
35754c98 | 8017 | if (lapic_in_kernel(vcpu)) { |
647daca2 | 8018 | vcpu->arch.mp_state = state; |
8776e519 HB |
8019 | return 1; |
8020 | } else { | |
647daca2 | 8021 | vcpu->run->exit_reason = reason; |
8776e519 HB |
8022 | return 0; |
8023 | } | |
8024 | } | |
647daca2 TL |
8025 | |
8026 | int kvm_vcpu_halt(struct kvm_vcpu *vcpu) | |
8027 | { | |
8028 | return __kvm_vcpu_halt(vcpu, KVM_MP_STATE_HALTED, KVM_EXIT_HLT); | |
8029 | } | |
5cb56059 JS |
8030 | EXPORT_SYMBOL_GPL(kvm_vcpu_halt); |
8031 | ||
8032 | int kvm_emulate_halt(struct kvm_vcpu *vcpu) | |
8033 | { | |
6affcbed KH |
8034 | int ret = kvm_skip_emulated_instruction(vcpu); |
8035 | /* | |
8036 | * TODO: we might be squashing a GUESTDBG_SINGLESTEP-triggered | |
8037 | * KVM_EXIT_DEBUG here. | |
8038 | */ | |
8039 | return kvm_vcpu_halt(vcpu) && ret; | |
5cb56059 | 8040 | } |
8776e519 HB |
8041 | EXPORT_SYMBOL_GPL(kvm_emulate_halt); |
8042 | ||
647daca2 TL |
8043 | int kvm_emulate_ap_reset_hold(struct kvm_vcpu *vcpu) |
8044 | { | |
8045 | int ret = kvm_skip_emulated_instruction(vcpu); | |
8046 | ||
8047 | return __kvm_vcpu_halt(vcpu, KVM_MP_STATE_AP_RESET_HOLD, KVM_EXIT_AP_RESET_HOLD) && ret; | |
8048 | } | |
8049 | EXPORT_SYMBOL_GPL(kvm_emulate_ap_reset_hold); | |
8050 | ||
8ef81a9a | 8051 | #ifdef CONFIG_X86_64 |
55dd00a7 MT |
8052 | static int kvm_pv_clock_pairing(struct kvm_vcpu *vcpu, gpa_t paddr, |
8053 | unsigned long clock_type) | |
8054 | { | |
8055 | struct kvm_clock_pairing clock_pairing; | |
899a31f5 | 8056 | struct timespec64 ts; |
80fbd89c | 8057 | u64 cycle; |
55dd00a7 MT |
8058 | int ret; |
8059 | ||
8060 | if (clock_type != KVM_CLOCK_PAIRING_WALLCLOCK) | |
8061 | return -KVM_EOPNOTSUPP; | |
8062 | ||
7ca7f3b9 | 8063 | if (!kvm_get_walltime_and_clockread(&ts, &cycle)) |
55dd00a7 MT |
8064 | return -KVM_EOPNOTSUPP; |
8065 | ||
8066 | clock_pairing.sec = ts.tv_sec; | |
8067 | clock_pairing.nsec = ts.tv_nsec; | |
8068 | clock_pairing.tsc = kvm_read_l1_tsc(vcpu, cycle); | |
8069 | clock_pairing.flags = 0; | |
bcbfbd8e | 8070 | memset(&clock_pairing.pad, 0, sizeof(clock_pairing.pad)); |
55dd00a7 MT |
8071 | |
8072 | ret = 0; | |
8073 | if (kvm_write_guest(vcpu->kvm, paddr, &clock_pairing, | |
8074 | sizeof(struct kvm_clock_pairing))) | |
8075 | ret = -KVM_EFAULT; | |
8076 | ||
8077 | return ret; | |
8078 | } | |
8ef81a9a | 8079 | #endif |
55dd00a7 | 8080 | |
6aef266c SV |
8081 | /* |
8082 | * kvm_pv_kick_cpu_op: Kick a vcpu. | |
8083 | * | |
8084 | * @apicid - apicid of vcpu to be kicked. | |
8085 | */ | |
8086 | static void kvm_pv_kick_cpu_op(struct kvm *kvm, unsigned long flags, int apicid) | |
8087 | { | |
24d2166b | 8088 | struct kvm_lapic_irq lapic_irq; |
6aef266c | 8089 | |
150a84fe | 8090 | lapic_irq.shorthand = APIC_DEST_NOSHORT; |
c96001c5 | 8091 | lapic_irq.dest_mode = APIC_DEST_PHYSICAL; |
ebd28fcb | 8092 | lapic_irq.level = 0; |
24d2166b | 8093 | lapic_irq.dest_id = apicid; |
93bbf0b8 | 8094 | lapic_irq.msi_redir_hint = false; |
6aef266c | 8095 | |
24d2166b | 8096 | lapic_irq.delivery_mode = APIC_DM_REMRD; |
795a149e | 8097 | kvm_irq_delivery_to_apic(kvm, NULL, &lapic_irq, NULL); |
6aef266c SV |
8098 | } |
8099 | ||
4e19c36f SS |
8100 | bool kvm_apicv_activated(struct kvm *kvm) |
8101 | { | |
8102 | return (READ_ONCE(kvm->arch.apicv_inhibit_reasons) == 0); | |
8103 | } | |
8104 | EXPORT_SYMBOL_GPL(kvm_apicv_activated); | |
8105 | ||
8106 | void kvm_apicv_init(struct kvm *kvm, bool enable) | |
8107 | { | |
8108 | if (enable) | |
8109 | clear_bit(APICV_INHIBIT_REASON_DISABLE, | |
8110 | &kvm->arch.apicv_inhibit_reasons); | |
8111 | else | |
8112 | set_bit(APICV_INHIBIT_REASON_DISABLE, | |
8113 | &kvm->arch.apicv_inhibit_reasons); | |
8114 | } | |
8115 | EXPORT_SYMBOL_GPL(kvm_apicv_init); | |
8116 | ||
71506297 WL |
8117 | static void kvm_sched_yield(struct kvm *kvm, unsigned long dest_id) |
8118 | { | |
8119 | struct kvm_vcpu *target = NULL; | |
8120 | struct kvm_apic_map *map; | |
8121 | ||
8122 | rcu_read_lock(); | |
8123 | map = rcu_dereference(kvm->arch.apic_map); | |
8124 | ||
8125 | if (likely(map) && dest_id <= map->max_apic_id && map->phys_map[dest_id]) | |
8126 | target = map->phys_map[dest_id]->vcpu; | |
8127 | ||
8128 | rcu_read_unlock(); | |
8129 | ||
266e85a5 | 8130 | if (target && READ_ONCE(target->ready)) |
71506297 WL |
8131 | kvm_vcpu_yield_to(target); |
8132 | } | |
8133 | ||
8776e519 HB |
8134 | int kvm_emulate_hypercall(struct kvm_vcpu *vcpu) |
8135 | { | |
8136 | unsigned long nr, a0, a1, a2, a3, ret; | |
6356ee0c | 8137 | int op_64_bit; |
8776e519 | 8138 | |
696ca779 RK |
8139 | if (kvm_hv_hypercall_enabled(vcpu->kvm)) |
8140 | return kvm_hv_hypercall(vcpu); | |
55cd8e5a | 8141 | |
de3cd117 SC |
8142 | nr = kvm_rax_read(vcpu); |
8143 | a0 = kvm_rbx_read(vcpu); | |
8144 | a1 = kvm_rcx_read(vcpu); | |
8145 | a2 = kvm_rdx_read(vcpu); | |
8146 | a3 = kvm_rsi_read(vcpu); | |
8776e519 | 8147 | |
229456fc | 8148 | trace_kvm_hypercall(nr, a0, a1, a2, a3); |
2714d1d3 | 8149 | |
a449c7aa NA |
8150 | op_64_bit = is_64_bit_mode(vcpu); |
8151 | if (!op_64_bit) { | |
8776e519 HB |
8152 | nr &= 0xFFFFFFFF; |
8153 | a0 &= 0xFFFFFFFF; | |
8154 | a1 &= 0xFFFFFFFF; | |
8155 | a2 &= 0xFFFFFFFF; | |
8156 | a3 &= 0xFFFFFFFF; | |
8157 | } | |
8158 | ||
afaf0b2f | 8159 | if (kvm_x86_ops.get_cpl(vcpu) != 0) { |
07708c4a | 8160 | ret = -KVM_EPERM; |
696ca779 | 8161 | goto out; |
07708c4a JK |
8162 | } |
8163 | ||
66570e96 OU |
8164 | ret = -KVM_ENOSYS; |
8165 | ||
8776e519 | 8166 | switch (nr) { |
b93463aa AK |
8167 | case KVM_HC_VAPIC_POLL_IRQ: |
8168 | ret = 0; | |
8169 | break; | |
6aef266c | 8170 | case KVM_HC_KICK_CPU: |
66570e96 OU |
8171 | if (!guest_pv_has(vcpu, KVM_FEATURE_PV_UNHALT)) |
8172 | break; | |
8173 | ||
6aef266c | 8174 | kvm_pv_kick_cpu_op(vcpu->kvm, a0, a1); |
266e85a5 | 8175 | kvm_sched_yield(vcpu->kvm, a1); |
6aef266c SV |
8176 | ret = 0; |
8177 | break; | |
8ef81a9a | 8178 | #ifdef CONFIG_X86_64 |
55dd00a7 MT |
8179 | case KVM_HC_CLOCK_PAIRING: |
8180 | ret = kvm_pv_clock_pairing(vcpu, a0, a1); | |
8181 | break; | |
1ed199a4 | 8182 | #endif |
4180bf1b | 8183 | case KVM_HC_SEND_IPI: |
66570e96 OU |
8184 | if (!guest_pv_has(vcpu, KVM_FEATURE_PV_SEND_IPI)) |
8185 | break; | |
8186 | ||
4180bf1b WL |
8187 | ret = kvm_pv_send_ipi(vcpu->kvm, a0, a1, a2, a3, op_64_bit); |
8188 | break; | |
71506297 | 8189 | case KVM_HC_SCHED_YIELD: |
66570e96 OU |
8190 | if (!guest_pv_has(vcpu, KVM_FEATURE_PV_SCHED_YIELD)) |
8191 | break; | |
8192 | ||
71506297 WL |
8193 | kvm_sched_yield(vcpu->kvm, a0); |
8194 | ret = 0; | |
8195 | break; | |
8776e519 HB |
8196 | default: |
8197 | ret = -KVM_ENOSYS; | |
8198 | break; | |
8199 | } | |
696ca779 | 8200 | out: |
a449c7aa NA |
8201 | if (!op_64_bit) |
8202 | ret = (u32)ret; | |
de3cd117 | 8203 | kvm_rax_write(vcpu, ret); |
6356ee0c | 8204 | |
f11c3a8d | 8205 | ++vcpu->stat.hypercalls; |
6356ee0c | 8206 | return kvm_skip_emulated_instruction(vcpu); |
8776e519 HB |
8207 | } |
8208 | EXPORT_SYMBOL_GPL(kvm_emulate_hypercall); | |
8209 | ||
b6785def | 8210 | static int emulator_fix_hypercall(struct x86_emulate_ctxt *ctxt) |
8776e519 | 8211 | { |
d6aa1000 | 8212 | struct kvm_vcpu *vcpu = emul_to_vcpu(ctxt); |
8776e519 | 8213 | char instruction[3]; |
5fdbf976 | 8214 | unsigned long rip = kvm_rip_read(vcpu); |
8776e519 | 8215 | |
afaf0b2f | 8216 | kvm_x86_ops.patch_hypercall(vcpu, instruction); |
8776e519 | 8217 | |
ce2e852e DV |
8218 | return emulator_write_emulated(ctxt, rip, instruction, 3, |
8219 | &ctxt->exception); | |
8776e519 HB |
8220 | } |
8221 | ||
851ba692 | 8222 | static int dm_request_for_irq_injection(struct kvm_vcpu *vcpu) |
b6c7a5dc | 8223 | { |
782d422b MG |
8224 | return vcpu->run->request_interrupt_window && |
8225 | likely(!pic_in_kernel(vcpu->kvm)); | |
b6c7a5dc HB |
8226 | } |
8227 | ||
851ba692 | 8228 | static void post_kvm_run_save(struct kvm_vcpu *vcpu) |
b6c7a5dc | 8229 | { |
851ba692 AK |
8230 | struct kvm_run *kvm_run = vcpu->run; |
8231 | ||
f1c6366e TL |
8232 | /* |
8233 | * if_flag is obsolete and useless, so do not bother | |
8234 | * setting it for SEV-ES guests. Userspace can just | |
8235 | * use kvm_run->ready_for_interrupt_injection. | |
8236 | */ | |
8237 | kvm_run->if_flag = !vcpu->arch.guest_state_protected | |
8238 | && (kvm_get_rflags(vcpu) & X86_EFLAGS_IF) != 0; | |
8239 | ||
2d3ad1f4 | 8240 | kvm_run->cr8 = kvm_get_cr8(vcpu); |
b6c7a5dc | 8241 | kvm_run->apic_base = kvm_get_apic_base(vcpu); |
127a457a MG |
8242 | kvm_run->ready_for_interrupt_injection = |
8243 | pic_in_kernel(vcpu->kvm) || | |
782d422b | 8244 | kvm_vcpu_ready_for_interrupt_injection(vcpu); |
15aad3be CQ |
8245 | |
8246 | if (is_smm(vcpu)) | |
8247 | kvm_run->flags |= KVM_RUN_X86_SMM; | |
b6c7a5dc HB |
8248 | } |
8249 | ||
95ba8273 GN |
8250 | static void update_cr8_intercept(struct kvm_vcpu *vcpu) |
8251 | { | |
8252 | int max_irr, tpr; | |
8253 | ||
afaf0b2f | 8254 | if (!kvm_x86_ops.update_cr8_intercept) |
95ba8273 GN |
8255 | return; |
8256 | ||
bce87cce | 8257 | if (!lapic_in_kernel(vcpu)) |
88c808fd AK |
8258 | return; |
8259 | ||
d62caabb AS |
8260 | if (vcpu->arch.apicv_active) |
8261 | return; | |
8262 | ||
8db3baa2 GN |
8263 | if (!vcpu->arch.apic->vapic_addr) |
8264 | max_irr = kvm_lapic_find_highest_irr(vcpu); | |
8265 | else | |
8266 | max_irr = -1; | |
95ba8273 GN |
8267 | |
8268 | if (max_irr != -1) | |
8269 | max_irr >>= 4; | |
8270 | ||
8271 | tpr = kvm_lapic_get_cr8(vcpu); | |
8272 | ||
afaf0b2f | 8273 | kvm_x86_ops.update_cr8_intercept(vcpu, tpr, max_irr); |
95ba8273 GN |
8274 | } |
8275 | ||
c9d40913 | 8276 | static void inject_pending_event(struct kvm_vcpu *vcpu, bool *req_immediate_exit) |
95ba8273 | 8277 | { |
b6b8a145 | 8278 | int r; |
c6b22f59 | 8279 | bool can_inject = true; |
b6b8a145 | 8280 | |
95ba8273 | 8281 | /* try to reinject previous events if any */ |
664f8e26 | 8282 | |
c6b22f59 | 8283 | if (vcpu->arch.exception.injected) { |
afaf0b2f | 8284 | kvm_x86_ops.queue_exception(vcpu); |
c6b22f59 PB |
8285 | can_inject = false; |
8286 | } | |
664f8e26 | 8287 | /* |
a042c26f LA |
8288 | * Do not inject an NMI or interrupt if there is a pending |
8289 | * exception. Exceptions and interrupts are recognized at | |
8290 | * instruction boundaries, i.e. the start of an instruction. | |
8291 | * Trap-like exceptions, e.g. #DB, have higher priority than | |
8292 | * NMIs and interrupts, i.e. traps are recognized before an | |
8293 | * NMI/interrupt that's pending on the same instruction. | |
8294 | * Fault-like exceptions, e.g. #GP and #PF, are the lowest | |
8295 | * priority, but are only generated (pended) during instruction | |
8296 | * execution, i.e. a pending fault-like exception means the | |
8297 | * fault occurred on the *previous* instruction and must be | |
8298 | * serviced prior to recognizing any new events in order to | |
8299 | * fully complete the previous instruction. | |
664f8e26 | 8300 | */ |
1a680e35 | 8301 | else if (!vcpu->arch.exception.pending) { |
c6b22f59 | 8302 | if (vcpu->arch.nmi_injected) { |
afaf0b2f | 8303 | kvm_x86_ops.set_nmi(vcpu); |
c6b22f59 PB |
8304 | can_inject = false; |
8305 | } else if (vcpu->arch.interrupt.injected) { | |
afaf0b2f | 8306 | kvm_x86_ops.set_irq(vcpu); |
c6b22f59 PB |
8307 | can_inject = false; |
8308 | } | |
664f8e26 WL |
8309 | } |
8310 | ||
3b82b8d7 SC |
8311 | WARN_ON_ONCE(vcpu->arch.exception.injected && |
8312 | vcpu->arch.exception.pending); | |
8313 | ||
1a680e35 LA |
8314 | /* |
8315 | * Call check_nested_events() even if we reinjected a previous event | |
8316 | * in order for caller to determine if it should require immediate-exit | |
8317 | * from L2 to L1 due to pending L1 events which require exit | |
8318 | * from L2 to L1. | |
8319 | */ | |
56083bdf | 8320 | if (is_guest_mode(vcpu)) { |
33b22172 | 8321 | r = kvm_x86_ops.nested_ops->check_events(vcpu); |
c9d40913 PB |
8322 | if (r < 0) |
8323 | goto busy; | |
664f8e26 WL |
8324 | } |
8325 | ||
8326 | /* try to inject new event if pending */ | |
b59bb7bd | 8327 | if (vcpu->arch.exception.pending) { |
5c1c85d0 AK |
8328 | trace_kvm_inj_exception(vcpu->arch.exception.nr, |
8329 | vcpu->arch.exception.has_error_code, | |
8330 | vcpu->arch.exception.error_code); | |
d6e8c854 | 8331 | |
664f8e26 WL |
8332 | vcpu->arch.exception.pending = false; |
8333 | vcpu->arch.exception.injected = true; | |
8334 | ||
d6e8c854 NA |
8335 | if (exception_type(vcpu->arch.exception.nr) == EXCPT_FAULT) |
8336 | __kvm_set_rflags(vcpu, kvm_get_rflags(vcpu) | | |
8337 | X86_EFLAGS_RF); | |
8338 | ||
f10c729f | 8339 | if (vcpu->arch.exception.nr == DB_VECTOR) { |
f10c729f JM |
8340 | kvm_deliver_exception_payload(vcpu); |
8341 | if (vcpu->arch.dr7 & DR7_GD) { | |
8342 | vcpu->arch.dr7 &= ~DR7_GD; | |
8343 | kvm_update_dr7(vcpu); | |
8344 | } | |
6bdf0662 NA |
8345 | } |
8346 | ||
afaf0b2f | 8347 | kvm_x86_ops.queue_exception(vcpu); |
c6b22f59 | 8348 | can_inject = false; |
1a680e35 LA |
8349 | } |
8350 | ||
c9d40913 PB |
8351 | /* |
8352 | * Finally, inject interrupt events. If an event cannot be injected | |
8353 | * due to architectural conditions (e.g. IF=0) a window-open exit | |
8354 | * will re-request KVM_REQ_EVENT. Sometimes however an event is pending | |
8355 | * and can architecturally be injected, but we cannot do it right now: | |
8356 | * an interrupt could have arrived just now and we have to inject it | |
8357 | * as a vmexit, or there could already an event in the queue, which is | |
8358 | * indicated by can_inject. In that case we request an immediate exit | |
8359 | * in order to make progress and get back here for another iteration. | |
8360 | * The kvm_x86_ops hooks communicate this by returning -EBUSY. | |
8361 | */ | |
8362 | if (vcpu->arch.smi_pending) { | |
8363 | r = can_inject ? kvm_x86_ops.smi_allowed(vcpu, true) : -EBUSY; | |
8364 | if (r < 0) | |
8365 | goto busy; | |
8366 | if (r) { | |
8367 | vcpu->arch.smi_pending = false; | |
8368 | ++vcpu->arch.smi_count; | |
8369 | enter_smm(vcpu); | |
8370 | can_inject = false; | |
8371 | } else | |
8372 | kvm_x86_ops.enable_smi_window(vcpu); | |
8373 | } | |
8374 | ||
8375 | if (vcpu->arch.nmi_pending) { | |
8376 | r = can_inject ? kvm_x86_ops.nmi_allowed(vcpu, true) : -EBUSY; | |
8377 | if (r < 0) | |
8378 | goto busy; | |
8379 | if (r) { | |
8380 | --vcpu->arch.nmi_pending; | |
8381 | vcpu->arch.nmi_injected = true; | |
8382 | kvm_x86_ops.set_nmi(vcpu); | |
8383 | can_inject = false; | |
8384 | WARN_ON(kvm_x86_ops.nmi_allowed(vcpu, true) < 0); | |
8385 | } | |
8386 | if (vcpu->arch.nmi_pending) | |
8387 | kvm_x86_ops.enable_nmi_window(vcpu); | |
8388 | } | |
1a680e35 | 8389 | |
c9d40913 PB |
8390 | if (kvm_cpu_has_injectable_intr(vcpu)) { |
8391 | r = can_inject ? kvm_x86_ops.interrupt_allowed(vcpu, true) : -EBUSY; | |
8392 | if (r < 0) | |
8393 | goto busy; | |
8394 | if (r) { | |
8395 | kvm_queue_interrupt(vcpu, kvm_cpu_get_interrupt(vcpu), false); | |
8396 | kvm_x86_ops.set_irq(vcpu); | |
8397 | WARN_ON(kvm_x86_ops.interrupt_allowed(vcpu, true) < 0); | |
8398 | } | |
8399 | if (kvm_cpu_has_injectable_intr(vcpu)) | |
8400 | kvm_x86_ops.enable_irq_window(vcpu); | |
95ba8273 | 8401 | } |
ee2cd4b7 | 8402 | |
c9d40913 PB |
8403 | if (is_guest_mode(vcpu) && |
8404 | kvm_x86_ops.nested_ops->hv_timer_pending && | |
8405 | kvm_x86_ops.nested_ops->hv_timer_pending(vcpu)) | |
8406 | *req_immediate_exit = true; | |
8407 | ||
8408 | WARN_ON(vcpu->arch.exception.pending); | |
8409 | return; | |
8410 | ||
8411 | busy: | |
8412 | *req_immediate_exit = true; | |
8413 | return; | |
95ba8273 GN |
8414 | } |
8415 | ||
7460fb4a AK |
8416 | static void process_nmi(struct kvm_vcpu *vcpu) |
8417 | { | |
8418 | unsigned limit = 2; | |
8419 | ||
8420 | /* | |
8421 | * x86 is limited to one NMI running, and one NMI pending after it. | |
8422 | * If an NMI is already in progress, limit further NMIs to just one. | |
8423 | * Otherwise, allow two (and we'll inject the first one immediately). | |
8424 | */ | |
afaf0b2f | 8425 | if (kvm_x86_ops.get_nmi_mask(vcpu) || vcpu->arch.nmi_injected) |
7460fb4a AK |
8426 | limit = 1; |
8427 | ||
8428 | vcpu->arch.nmi_pending += atomic_xchg(&vcpu->arch.nmi_queued, 0); | |
8429 | vcpu->arch.nmi_pending = min(vcpu->arch.nmi_pending, limit); | |
8430 | kvm_make_request(KVM_REQ_EVENT, vcpu); | |
8431 | } | |
8432 | ||
ee2cd4b7 | 8433 | static u32 enter_smm_get_segment_flags(struct kvm_segment *seg) |
660a5d51 PB |
8434 | { |
8435 | u32 flags = 0; | |
8436 | flags |= seg->g << 23; | |
8437 | flags |= seg->db << 22; | |
8438 | flags |= seg->l << 21; | |
8439 | flags |= seg->avl << 20; | |
8440 | flags |= seg->present << 15; | |
8441 | flags |= seg->dpl << 13; | |
8442 | flags |= seg->s << 12; | |
8443 | flags |= seg->type << 8; | |
8444 | return flags; | |
8445 | } | |
8446 | ||
ee2cd4b7 | 8447 | static void enter_smm_save_seg_32(struct kvm_vcpu *vcpu, char *buf, int n) |
660a5d51 PB |
8448 | { |
8449 | struct kvm_segment seg; | |
8450 | int offset; | |
8451 | ||
8452 | kvm_get_segment(vcpu, &seg, n); | |
8453 | put_smstate(u32, buf, 0x7fa8 + n * 4, seg.selector); | |
8454 | ||
8455 | if (n < 3) | |
8456 | offset = 0x7f84 + n * 12; | |
8457 | else | |
8458 | offset = 0x7f2c + (n - 3) * 12; | |
8459 | ||
8460 | put_smstate(u32, buf, offset + 8, seg.base); | |
8461 | put_smstate(u32, buf, offset + 4, seg.limit); | |
ee2cd4b7 | 8462 | put_smstate(u32, buf, offset, enter_smm_get_segment_flags(&seg)); |
660a5d51 PB |
8463 | } |
8464 | ||
efbb288a | 8465 | #ifdef CONFIG_X86_64 |
ee2cd4b7 | 8466 | static void enter_smm_save_seg_64(struct kvm_vcpu *vcpu, char *buf, int n) |
660a5d51 PB |
8467 | { |
8468 | struct kvm_segment seg; | |
8469 | int offset; | |
8470 | u16 flags; | |
8471 | ||
8472 | kvm_get_segment(vcpu, &seg, n); | |
8473 | offset = 0x7e00 + n * 16; | |
8474 | ||
ee2cd4b7 | 8475 | flags = enter_smm_get_segment_flags(&seg) >> 8; |
660a5d51 PB |
8476 | put_smstate(u16, buf, offset, seg.selector); |
8477 | put_smstate(u16, buf, offset + 2, flags); | |
8478 | put_smstate(u32, buf, offset + 4, seg.limit); | |
8479 | put_smstate(u64, buf, offset + 8, seg.base); | |
8480 | } | |
efbb288a | 8481 | #endif |
660a5d51 | 8482 | |
ee2cd4b7 | 8483 | static void enter_smm_save_state_32(struct kvm_vcpu *vcpu, char *buf) |
660a5d51 PB |
8484 | { |
8485 | struct desc_ptr dt; | |
8486 | struct kvm_segment seg; | |
8487 | unsigned long val; | |
8488 | int i; | |
8489 | ||
8490 | put_smstate(u32, buf, 0x7ffc, kvm_read_cr0(vcpu)); | |
8491 | put_smstate(u32, buf, 0x7ff8, kvm_read_cr3(vcpu)); | |
8492 | put_smstate(u32, buf, 0x7ff4, kvm_get_rflags(vcpu)); | |
8493 | put_smstate(u32, buf, 0x7ff0, kvm_rip_read(vcpu)); | |
8494 | ||
8495 | for (i = 0; i < 8; i++) | |
8496 | put_smstate(u32, buf, 0x7fd0 + i * 4, kvm_register_read(vcpu, i)); | |
8497 | ||
8498 | kvm_get_dr(vcpu, 6, &val); | |
8499 | put_smstate(u32, buf, 0x7fcc, (u32)val); | |
8500 | kvm_get_dr(vcpu, 7, &val); | |
8501 | put_smstate(u32, buf, 0x7fc8, (u32)val); | |
8502 | ||
8503 | kvm_get_segment(vcpu, &seg, VCPU_SREG_TR); | |
8504 | put_smstate(u32, buf, 0x7fc4, seg.selector); | |
8505 | put_smstate(u32, buf, 0x7f64, seg.base); | |
8506 | put_smstate(u32, buf, 0x7f60, seg.limit); | |
ee2cd4b7 | 8507 | put_smstate(u32, buf, 0x7f5c, enter_smm_get_segment_flags(&seg)); |
660a5d51 PB |
8508 | |
8509 | kvm_get_segment(vcpu, &seg, VCPU_SREG_LDTR); | |
8510 | put_smstate(u32, buf, 0x7fc0, seg.selector); | |
8511 | put_smstate(u32, buf, 0x7f80, seg.base); | |
8512 | put_smstate(u32, buf, 0x7f7c, seg.limit); | |
ee2cd4b7 | 8513 | put_smstate(u32, buf, 0x7f78, enter_smm_get_segment_flags(&seg)); |
660a5d51 | 8514 | |
afaf0b2f | 8515 | kvm_x86_ops.get_gdt(vcpu, &dt); |
660a5d51 PB |
8516 | put_smstate(u32, buf, 0x7f74, dt.address); |
8517 | put_smstate(u32, buf, 0x7f70, dt.size); | |
8518 | ||
afaf0b2f | 8519 | kvm_x86_ops.get_idt(vcpu, &dt); |
660a5d51 PB |
8520 | put_smstate(u32, buf, 0x7f58, dt.address); |
8521 | put_smstate(u32, buf, 0x7f54, dt.size); | |
8522 | ||
8523 | for (i = 0; i < 6; i++) | |
ee2cd4b7 | 8524 | enter_smm_save_seg_32(vcpu, buf, i); |
660a5d51 PB |
8525 | |
8526 | put_smstate(u32, buf, 0x7f14, kvm_read_cr4(vcpu)); | |
8527 | ||
8528 | /* revision id */ | |
8529 | put_smstate(u32, buf, 0x7efc, 0x00020000); | |
8530 | put_smstate(u32, buf, 0x7ef8, vcpu->arch.smbase); | |
8531 | } | |
8532 | ||
b68f3cc7 | 8533 | #ifdef CONFIG_X86_64 |
ee2cd4b7 | 8534 | static void enter_smm_save_state_64(struct kvm_vcpu *vcpu, char *buf) |
660a5d51 | 8535 | { |
660a5d51 PB |
8536 | struct desc_ptr dt; |
8537 | struct kvm_segment seg; | |
8538 | unsigned long val; | |
8539 | int i; | |
8540 | ||
8541 | for (i = 0; i < 16; i++) | |
8542 | put_smstate(u64, buf, 0x7ff8 - i * 8, kvm_register_read(vcpu, i)); | |
8543 | ||
8544 | put_smstate(u64, buf, 0x7f78, kvm_rip_read(vcpu)); | |
8545 | put_smstate(u32, buf, 0x7f70, kvm_get_rflags(vcpu)); | |
8546 | ||
8547 | kvm_get_dr(vcpu, 6, &val); | |
8548 | put_smstate(u64, buf, 0x7f68, val); | |
8549 | kvm_get_dr(vcpu, 7, &val); | |
8550 | put_smstate(u64, buf, 0x7f60, val); | |
8551 | ||
8552 | put_smstate(u64, buf, 0x7f58, kvm_read_cr0(vcpu)); | |
8553 | put_smstate(u64, buf, 0x7f50, kvm_read_cr3(vcpu)); | |
8554 | put_smstate(u64, buf, 0x7f48, kvm_read_cr4(vcpu)); | |
8555 | ||
8556 | put_smstate(u32, buf, 0x7f00, vcpu->arch.smbase); | |
8557 | ||
8558 | /* revision id */ | |
8559 | put_smstate(u32, buf, 0x7efc, 0x00020064); | |
8560 | ||
8561 | put_smstate(u64, buf, 0x7ed0, vcpu->arch.efer); | |
8562 | ||
8563 | kvm_get_segment(vcpu, &seg, VCPU_SREG_TR); | |
8564 | put_smstate(u16, buf, 0x7e90, seg.selector); | |
ee2cd4b7 | 8565 | put_smstate(u16, buf, 0x7e92, enter_smm_get_segment_flags(&seg) >> 8); |
660a5d51 PB |
8566 | put_smstate(u32, buf, 0x7e94, seg.limit); |
8567 | put_smstate(u64, buf, 0x7e98, seg.base); | |
8568 | ||
afaf0b2f | 8569 | kvm_x86_ops.get_idt(vcpu, &dt); |
660a5d51 PB |
8570 | put_smstate(u32, buf, 0x7e84, dt.size); |
8571 | put_smstate(u64, buf, 0x7e88, dt.address); | |
8572 | ||
8573 | kvm_get_segment(vcpu, &seg, VCPU_SREG_LDTR); | |
8574 | put_smstate(u16, buf, 0x7e70, seg.selector); | |
ee2cd4b7 | 8575 | put_smstate(u16, buf, 0x7e72, enter_smm_get_segment_flags(&seg) >> 8); |
660a5d51 PB |
8576 | put_smstate(u32, buf, 0x7e74, seg.limit); |
8577 | put_smstate(u64, buf, 0x7e78, seg.base); | |
8578 | ||
afaf0b2f | 8579 | kvm_x86_ops.get_gdt(vcpu, &dt); |
660a5d51 PB |
8580 | put_smstate(u32, buf, 0x7e64, dt.size); |
8581 | put_smstate(u64, buf, 0x7e68, dt.address); | |
8582 | ||
8583 | for (i = 0; i < 6; i++) | |
ee2cd4b7 | 8584 | enter_smm_save_seg_64(vcpu, buf, i); |
660a5d51 | 8585 | } |
b68f3cc7 | 8586 | #endif |
660a5d51 | 8587 | |
ee2cd4b7 | 8588 | static void enter_smm(struct kvm_vcpu *vcpu) |
64d60670 | 8589 | { |
660a5d51 | 8590 | struct kvm_segment cs, ds; |
18c3626e | 8591 | struct desc_ptr dt; |
660a5d51 PB |
8592 | char buf[512]; |
8593 | u32 cr0; | |
8594 | ||
660a5d51 | 8595 | trace_kvm_enter_smm(vcpu->vcpu_id, vcpu->arch.smbase, true); |
660a5d51 | 8596 | memset(buf, 0, 512); |
b68f3cc7 | 8597 | #ifdef CONFIG_X86_64 |
d6321d49 | 8598 | if (guest_cpuid_has(vcpu, X86_FEATURE_LM)) |
ee2cd4b7 | 8599 | enter_smm_save_state_64(vcpu, buf); |
660a5d51 | 8600 | else |
b68f3cc7 | 8601 | #endif |
ee2cd4b7 | 8602 | enter_smm_save_state_32(vcpu, buf); |
660a5d51 | 8603 | |
0234bf88 LP |
8604 | /* |
8605 | * Give pre_enter_smm() a chance to make ISA-specific changes to the | |
8606 | * vCPU state (e.g. leave guest mode) after we've saved the state into | |
8607 | * the SMM state-save area. | |
8608 | */ | |
afaf0b2f | 8609 | kvm_x86_ops.pre_enter_smm(vcpu, buf); |
0234bf88 LP |
8610 | |
8611 | vcpu->arch.hflags |= HF_SMM_MASK; | |
54bf36aa | 8612 | kvm_vcpu_write_guest(vcpu, vcpu->arch.smbase + 0xfe00, buf, sizeof(buf)); |
660a5d51 | 8613 | |
afaf0b2f | 8614 | if (kvm_x86_ops.get_nmi_mask(vcpu)) |
660a5d51 PB |
8615 | vcpu->arch.hflags |= HF_SMM_INSIDE_NMI_MASK; |
8616 | else | |
afaf0b2f | 8617 | kvm_x86_ops.set_nmi_mask(vcpu, true); |
660a5d51 PB |
8618 | |
8619 | kvm_set_rflags(vcpu, X86_EFLAGS_FIXED); | |
8620 | kvm_rip_write(vcpu, 0x8000); | |
8621 | ||
8622 | cr0 = vcpu->arch.cr0 & ~(X86_CR0_PE | X86_CR0_EM | X86_CR0_TS | X86_CR0_PG); | |
afaf0b2f | 8623 | kvm_x86_ops.set_cr0(vcpu, cr0); |
660a5d51 PB |
8624 | vcpu->arch.cr0 = cr0; |
8625 | ||
afaf0b2f | 8626 | kvm_x86_ops.set_cr4(vcpu, 0); |
660a5d51 | 8627 | |
18c3626e PB |
8628 | /* Undocumented: IDT limit is set to zero on entry to SMM. */ |
8629 | dt.address = dt.size = 0; | |
afaf0b2f | 8630 | kvm_x86_ops.set_idt(vcpu, &dt); |
18c3626e | 8631 | |
660a5d51 PB |
8632 | __kvm_set_dr(vcpu, 7, DR7_FIXED_1); |
8633 | ||
8634 | cs.selector = (vcpu->arch.smbase >> 4) & 0xffff; | |
8635 | cs.base = vcpu->arch.smbase; | |
8636 | ||
8637 | ds.selector = 0; | |
8638 | ds.base = 0; | |
8639 | ||
8640 | cs.limit = ds.limit = 0xffffffff; | |
8641 | cs.type = ds.type = 0x3; | |
8642 | cs.dpl = ds.dpl = 0; | |
8643 | cs.db = ds.db = 0; | |
8644 | cs.s = ds.s = 1; | |
8645 | cs.l = ds.l = 0; | |
8646 | cs.g = ds.g = 1; | |
8647 | cs.avl = ds.avl = 0; | |
8648 | cs.present = ds.present = 1; | |
8649 | cs.unusable = ds.unusable = 0; | |
8650 | cs.padding = ds.padding = 0; | |
8651 | ||
8652 | kvm_set_segment(vcpu, &cs, VCPU_SREG_CS); | |
8653 | kvm_set_segment(vcpu, &ds, VCPU_SREG_DS); | |
8654 | kvm_set_segment(vcpu, &ds, VCPU_SREG_ES); | |
8655 | kvm_set_segment(vcpu, &ds, VCPU_SREG_FS); | |
8656 | kvm_set_segment(vcpu, &ds, VCPU_SREG_GS); | |
8657 | kvm_set_segment(vcpu, &ds, VCPU_SREG_SS); | |
8658 | ||
b68f3cc7 | 8659 | #ifdef CONFIG_X86_64 |
d6321d49 | 8660 | if (guest_cpuid_has(vcpu, X86_FEATURE_LM)) |
afaf0b2f | 8661 | kvm_x86_ops.set_efer(vcpu, 0); |
b68f3cc7 | 8662 | #endif |
660a5d51 | 8663 | |
aedbaf4f | 8664 | kvm_update_cpuid_runtime(vcpu); |
660a5d51 | 8665 | kvm_mmu_reset_context(vcpu); |
64d60670 PB |
8666 | } |
8667 | ||
ee2cd4b7 | 8668 | static void process_smi(struct kvm_vcpu *vcpu) |
c43203ca PB |
8669 | { |
8670 | vcpu->arch.smi_pending = true; | |
8671 | kvm_make_request(KVM_REQ_EVENT, vcpu); | |
8672 | } | |
8673 | ||
7ee30bc1 NNL |
8674 | void kvm_make_scan_ioapic_request_mask(struct kvm *kvm, |
8675 | unsigned long *vcpu_bitmap) | |
8676 | { | |
8677 | cpumask_var_t cpus; | |
7ee30bc1 NNL |
8678 | |
8679 | zalloc_cpumask_var(&cpus, GFP_ATOMIC); | |
8680 | ||
db5a95ec | 8681 | kvm_make_vcpus_request_mask(kvm, KVM_REQ_SCAN_IOAPIC, |
54163a34 | 8682 | NULL, vcpu_bitmap, cpus); |
7ee30bc1 NNL |
8683 | |
8684 | free_cpumask_var(cpus); | |
8685 | } | |
8686 | ||
2860c4b1 PB |
8687 | void kvm_make_scan_ioapic_request(struct kvm *kvm) |
8688 | { | |
8689 | kvm_make_all_cpus_request(kvm, KVM_REQ_SCAN_IOAPIC); | |
8690 | } | |
8691 | ||
8df14af4 SS |
8692 | void kvm_vcpu_update_apicv(struct kvm_vcpu *vcpu) |
8693 | { | |
8694 | if (!lapic_in_kernel(vcpu)) | |
8695 | return; | |
8696 | ||
8697 | vcpu->arch.apicv_active = kvm_apicv_activated(vcpu->kvm); | |
8698 | kvm_apic_update_apicv(vcpu); | |
afaf0b2f | 8699 | kvm_x86_ops.refresh_apicv_exec_ctrl(vcpu); |
8df14af4 SS |
8700 | } |
8701 | EXPORT_SYMBOL_GPL(kvm_vcpu_update_apicv); | |
8702 | ||
8703 | /* | |
8704 | * NOTE: Do not hold any lock prior to calling this. | |
8705 | * | |
8706 | * In particular, kvm_request_apicv_update() expects kvm->srcu not to be | |
8707 | * locked, because it calls __x86_set_memory_region() which does | |
8708 | * synchronize_srcu(&kvm->srcu). | |
8709 | */ | |
8710 | void kvm_request_apicv_update(struct kvm *kvm, bool activate, ulong bit) | |
8711 | { | |
7d611233 | 8712 | struct kvm_vcpu *except; |
8e205a6b PB |
8713 | unsigned long old, new, expected; |
8714 | ||
afaf0b2f SC |
8715 | if (!kvm_x86_ops.check_apicv_inhibit_reasons || |
8716 | !kvm_x86_ops.check_apicv_inhibit_reasons(bit)) | |
ef8efd7a SS |
8717 | return; |
8718 | ||
8e205a6b PB |
8719 | old = READ_ONCE(kvm->arch.apicv_inhibit_reasons); |
8720 | do { | |
8721 | expected = new = old; | |
8722 | if (activate) | |
8723 | __clear_bit(bit, &new); | |
8724 | else | |
8725 | __set_bit(bit, &new); | |
8726 | if (new == old) | |
8727 | break; | |
8728 | old = cmpxchg(&kvm->arch.apicv_inhibit_reasons, expected, new); | |
8729 | } while (old != expected); | |
8730 | ||
8731 | if (!!old == !!new) | |
8732 | return; | |
8df14af4 | 8733 | |
24bbf74c | 8734 | trace_kvm_apicv_update_request(activate, bit); |
afaf0b2f SC |
8735 | if (kvm_x86_ops.pre_update_apicv_exec_ctrl) |
8736 | kvm_x86_ops.pre_update_apicv_exec_ctrl(kvm, activate); | |
7d611233 SS |
8737 | |
8738 | /* | |
8739 | * Sending request to update APICV for all other vcpus, | |
8740 | * while update the calling vcpu immediately instead of | |
8741 | * waiting for another #VMEXIT to handle the request. | |
8742 | */ | |
8743 | except = kvm_get_running_vcpu(); | |
8744 | kvm_make_all_cpus_request_except(kvm, KVM_REQ_APICV_UPDATE, | |
8745 | except); | |
8746 | if (except) | |
8747 | kvm_vcpu_update_apicv(except); | |
8df14af4 SS |
8748 | } |
8749 | EXPORT_SYMBOL_GPL(kvm_request_apicv_update); | |
8750 | ||
3d81bc7e | 8751 | static void vcpu_scan_ioapic(struct kvm_vcpu *vcpu) |
c7c9c56c | 8752 | { |
dcbd3e49 | 8753 | if (!kvm_apic_present(vcpu)) |
3d81bc7e | 8754 | return; |
c7c9c56c | 8755 | |
6308630b | 8756 | bitmap_zero(vcpu->arch.ioapic_handled_vectors, 256); |
c7c9c56c | 8757 | |
b053b2ae | 8758 | if (irqchip_split(vcpu->kvm)) |
6308630b | 8759 | kvm_scan_ioapic_routes(vcpu, vcpu->arch.ioapic_handled_vectors); |
db2bdcbb | 8760 | else { |
fa59cc00 | 8761 | if (vcpu->arch.apicv_active) |
afaf0b2f | 8762 | kvm_x86_ops.sync_pir_to_irr(vcpu); |
e97f852f WL |
8763 | if (ioapic_in_kernel(vcpu->kvm)) |
8764 | kvm_ioapic_scan_entry(vcpu, vcpu->arch.ioapic_handled_vectors); | |
db2bdcbb | 8765 | } |
e40ff1d6 LA |
8766 | |
8767 | if (is_guest_mode(vcpu)) | |
8768 | vcpu->arch.load_eoi_exitmap_pending = true; | |
8769 | else | |
8770 | kvm_make_request(KVM_REQ_LOAD_EOI_EXITMAP, vcpu); | |
8771 | } | |
8772 | ||
8773 | static void vcpu_load_eoi_exitmap(struct kvm_vcpu *vcpu) | |
8774 | { | |
8775 | u64 eoi_exit_bitmap[4]; | |
8776 | ||
8777 | if (!kvm_apic_hw_enabled(vcpu->arch.apic)) | |
8778 | return; | |
8779 | ||
5c919412 AS |
8780 | bitmap_or((ulong *)eoi_exit_bitmap, vcpu->arch.ioapic_handled_vectors, |
8781 | vcpu_to_synic(vcpu)->vec_bitmap, 256); | |
afaf0b2f | 8782 | kvm_x86_ops.load_eoi_exitmap(vcpu, eoi_exit_bitmap); |
c7c9c56c YZ |
8783 | } |
8784 | ||
e649b3f0 ET |
8785 | void kvm_arch_mmu_notifier_invalidate_range(struct kvm *kvm, |
8786 | unsigned long start, unsigned long end) | |
b1394e74 RK |
8787 | { |
8788 | unsigned long apic_address; | |
8789 | ||
8790 | /* | |
8791 | * The physical address of apic access page is stored in the VMCS. | |
8792 | * Update it when it becomes invalid. | |
8793 | */ | |
8794 | apic_address = gfn_to_hva(kvm, APIC_DEFAULT_PHYS_BASE >> PAGE_SHIFT); | |
8795 | if (start <= apic_address && apic_address < end) | |
8796 | kvm_make_all_cpus_request(kvm, KVM_REQ_APIC_PAGE_RELOAD); | |
8797 | } | |
8798 | ||
4256f43f TC |
8799 | void kvm_vcpu_reload_apic_access_page(struct kvm_vcpu *vcpu) |
8800 | { | |
35754c98 | 8801 | if (!lapic_in_kernel(vcpu)) |
f439ed27 PB |
8802 | return; |
8803 | ||
afaf0b2f | 8804 | if (!kvm_x86_ops.set_apic_access_page_addr) |
4256f43f TC |
8805 | return; |
8806 | ||
a4148b7c | 8807 | kvm_x86_ops.set_apic_access_page_addr(vcpu); |
4256f43f | 8808 | } |
4256f43f | 8809 | |
d264ee0c SC |
8810 | void __kvm_request_immediate_exit(struct kvm_vcpu *vcpu) |
8811 | { | |
8812 | smp_send_reschedule(vcpu->cpu); | |
8813 | } | |
8814 | EXPORT_SYMBOL_GPL(__kvm_request_immediate_exit); | |
8815 | ||
9357d939 | 8816 | /* |
362c698f | 8817 | * Returns 1 to let vcpu_run() continue the guest execution loop without |
9357d939 TY |
8818 | * exiting to the userspace. Otherwise, the value will be returned to the |
8819 | * userspace. | |
8820 | */ | |
851ba692 | 8821 | static int vcpu_enter_guest(struct kvm_vcpu *vcpu) |
b6c7a5dc HB |
8822 | { |
8823 | int r; | |
62a193ed MG |
8824 | bool req_int_win = |
8825 | dm_request_for_irq_injection(vcpu) && | |
8826 | kvm_cpu_accept_dm_intr(vcpu); | |
404d5d7b | 8827 | fastpath_t exit_fastpath; |
62a193ed | 8828 | |
730dca42 | 8829 | bool req_immediate_exit = false; |
b6c7a5dc | 8830 | |
fb04a1ed PX |
8831 | /* Forbid vmenter if vcpu dirty ring is soft-full */ |
8832 | if (unlikely(vcpu->kvm->dirty_ring_size && | |
8833 | kvm_dirty_ring_soft_full(&vcpu->dirty_ring))) { | |
8834 | vcpu->run->exit_reason = KVM_EXIT_DIRTY_RING_FULL; | |
8835 | trace_kvm_dirty_ring_exit(vcpu); | |
8836 | r = 0; | |
8837 | goto out; | |
8838 | } | |
8839 | ||
2fa6e1e1 | 8840 | if (kvm_request_pending(vcpu)) { |
729c15c2 | 8841 | if (kvm_check_request(KVM_REQ_GET_NESTED_STATE_PAGES, vcpu)) { |
9a78e158 | 8842 | if (unlikely(!kvm_x86_ops.nested_ops->get_nested_state_pages(vcpu))) { |
671ddc70 JM |
8843 | r = 0; |
8844 | goto out; | |
8845 | } | |
8846 | } | |
a8eeb04a | 8847 | if (kvm_check_request(KVM_REQ_MMU_RELOAD, vcpu)) |
2e53d63a | 8848 | kvm_mmu_unload(vcpu); |
a8eeb04a | 8849 | if (kvm_check_request(KVM_REQ_MIGRATE_TIMER, vcpu)) |
2f599714 | 8850 | __kvm_migrate_timers(vcpu); |
d828199e MT |
8851 | if (kvm_check_request(KVM_REQ_MASTERCLOCK_UPDATE, vcpu)) |
8852 | kvm_gen_update_masterclock(vcpu->kvm); | |
0061d53d MT |
8853 | if (kvm_check_request(KVM_REQ_GLOBAL_CLOCK_UPDATE, vcpu)) |
8854 | kvm_gen_kvmclock_update(vcpu); | |
34c238a1 ZA |
8855 | if (kvm_check_request(KVM_REQ_CLOCK_UPDATE, vcpu)) { |
8856 | r = kvm_guest_time_update(vcpu); | |
8cfdc000 ZA |
8857 | if (unlikely(r)) |
8858 | goto out; | |
8859 | } | |
a8eeb04a | 8860 | if (kvm_check_request(KVM_REQ_MMU_SYNC, vcpu)) |
4731d4c7 | 8861 | kvm_mmu_sync_roots(vcpu); |
727a7e27 PB |
8862 | if (kvm_check_request(KVM_REQ_LOAD_MMU_PGD, vcpu)) |
8863 | kvm_mmu_load_pgd(vcpu); | |
eeeb4f67 | 8864 | if (kvm_check_request(KVM_REQ_TLB_FLUSH, vcpu)) { |
7780938c | 8865 | kvm_vcpu_flush_tlb_all(vcpu); |
eeeb4f67 SC |
8866 | |
8867 | /* Flushing all ASIDs flushes the current ASID... */ | |
8868 | kvm_clear_request(KVM_REQ_TLB_FLUSH_CURRENT, vcpu); | |
8869 | } | |
8870 | if (kvm_check_request(KVM_REQ_TLB_FLUSH_CURRENT, vcpu)) | |
8871 | kvm_vcpu_flush_tlb_current(vcpu); | |
0baedd79 VK |
8872 | if (kvm_check_request(KVM_REQ_HV_TLB_FLUSH, vcpu)) |
8873 | kvm_vcpu_flush_tlb_guest(vcpu); | |
eeeb4f67 | 8874 | |
a8eeb04a | 8875 | if (kvm_check_request(KVM_REQ_REPORT_TPR_ACCESS, vcpu)) { |
851ba692 | 8876 | vcpu->run->exit_reason = KVM_EXIT_TPR_ACCESS; |
b93463aa AK |
8877 | r = 0; |
8878 | goto out; | |
8879 | } | |
a8eeb04a | 8880 | if (kvm_check_request(KVM_REQ_TRIPLE_FAULT, vcpu)) { |
851ba692 | 8881 | vcpu->run->exit_reason = KVM_EXIT_SHUTDOWN; |
bbeac283 | 8882 | vcpu->mmio_needed = 0; |
71c4dfaf JR |
8883 | r = 0; |
8884 | goto out; | |
8885 | } | |
af585b92 GN |
8886 | if (kvm_check_request(KVM_REQ_APF_HALT, vcpu)) { |
8887 | /* Page is swapped out. Do synthetic halt */ | |
8888 | vcpu->arch.apf.halted = true; | |
8889 | r = 1; | |
8890 | goto out; | |
8891 | } | |
c9aaa895 GC |
8892 | if (kvm_check_request(KVM_REQ_STEAL_UPDATE, vcpu)) |
8893 | record_steal_time(vcpu); | |
64d60670 PB |
8894 | if (kvm_check_request(KVM_REQ_SMI, vcpu)) |
8895 | process_smi(vcpu); | |
7460fb4a AK |
8896 | if (kvm_check_request(KVM_REQ_NMI, vcpu)) |
8897 | process_nmi(vcpu); | |
f5132b01 | 8898 | if (kvm_check_request(KVM_REQ_PMU, vcpu)) |
c6702c9d | 8899 | kvm_pmu_handle_event(vcpu); |
f5132b01 | 8900 | if (kvm_check_request(KVM_REQ_PMI, vcpu)) |
c6702c9d | 8901 | kvm_pmu_deliver_pmi(vcpu); |
7543a635 SR |
8902 | if (kvm_check_request(KVM_REQ_IOAPIC_EOI_EXIT, vcpu)) { |
8903 | BUG_ON(vcpu->arch.pending_ioapic_eoi > 255); | |
8904 | if (test_bit(vcpu->arch.pending_ioapic_eoi, | |
6308630b | 8905 | vcpu->arch.ioapic_handled_vectors)) { |
7543a635 SR |
8906 | vcpu->run->exit_reason = KVM_EXIT_IOAPIC_EOI; |
8907 | vcpu->run->eoi.vector = | |
8908 | vcpu->arch.pending_ioapic_eoi; | |
8909 | r = 0; | |
8910 | goto out; | |
8911 | } | |
8912 | } | |
3d81bc7e YZ |
8913 | if (kvm_check_request(KVM_REQ_SCAN_IOAPIC, vcpu)) |
8914 | vcpu_scan_ioapic(vcpu); | |
e40ff1d6 LA |
8915 | if (kvm_check_request(KVM_REQ_LOAD_EOI_EXITMAP, vcpu)) |
8916 | vcpu_load_eoi_exitmap(vcpu); | |
4256f43f TC |
8917 | if (kvm_check_request(KVM_REQ_APIC_PAGE_RELOAD, vcpu)) |
8918 | kvm_vcpu_reload_apic_access_page(vcpu); | |
2ce79189 AS |
8919 | if (kvm_check_request(KVM_REQ_HV_CRASH, vcpu)) { |
8920 | vcpu->run->exit_reason = KVM_EXIT_SYSTEM_EVENT; | |
8921 | vcpu->run->system_event.type = KVM_SYSTEM_EVENT_CRASH; | |
8922 | r = 0; | |
8923 | goto out; | |
8924 | } | |
e516cebb AS |
8925 | if (kvm_check_request(KVM_REQ_HV_RESET, vcpu)) { |
8926 | vcpu->run->exit_reason = KVM_EXIT_SYSTEM_EVENT; | |
8927 | vcpu->run->system_event.type = KVM_SYSTEM_EVENT_RESET; | |
8928 | r = 0; | |
8929 | goto out; | |
8930 | } | |
db397571 AS |
8931 | if (kvm_check_request(KVM_REQ_HV_EXIT, vcpu)) { |
8932 | vcpu->run->exit_reason = KVM_EXIT_HYPERV; | |
8933 | vcpu->run->hyperv = vcpu->arch.hyperv.exit; | |
8934 | r = 0; | |
8935 | goto out; | |
8936 | } | |
f3b138c5 AS |
8937 | |
8938 | /* | |
8939 | * KVM_REQ_HV_STIMER has to be processed after | |
8940 | * KVM_REQ_CLOCK_UPDATE, because Hyper-V SynIC timers | |
8941 | * depend on the guest clock being up-to-date | |
8942 | */ | |
1f4b34f8 AS |
8943 | if (kvm_check_request(KVM_REQ_HV_STIMER, vcpu)) |
8944 | kvm_hv_process_stimers(vcpu); | |
8df14af4 SS |
8945 | if (kvm_check_request(KVM_REQ_APICV_UPDATE, vcpu)) |
8946 | kvm_vcpu_update_apicv(vcpu); | |
557a961a VK |
8947 | if (kvm_check_request(KVM_REQ_APF_READY, vcpu)) |
8948 | kvm_check_async_pf_completion(vcpu); | |
1a155254 AG |
8949 | if (kvm_check_request(KVM_REQ_MSR_FILTER_CHANGED, vcpu)) |
8950 | kvm_x86_ops.msr_filter_changed(vcpu); | |
2f52d58c | 8951 | } |
b93463aa | 8952 | |
b463a6f7 | 8953 | if (kvm_check_request(KVM_REQ_EVENT, vcpu) || req_int_win) { |
0f1e261e | 8954 | ++vcpu->stat.req_event; |
66450a21 JK |
8955 | kvm_apic_accept_events(vcpu); |
8956 | if (vcpu->arch.mp_state == KVM_MP_STATE_INIT_RECEIVED) { | |
8957 | r = 1; | |
8958 | goto out; | |
8959 | } | |
8960 | ||
c9d40913 PB |
8961 | inject_pending_event(vcpu, &req_immediate_exit); |
8962 | if (req_int_win) | |
8963 | kvm_x86_ops.enable_irq_window(vcpu); | |
b463a6f7 AK |
8964 | |
8965 | if (kvm_lapic_enabled(vcpu)) { | |
8966 | update_cr8_intercept(vcpu); | |
8967 | kvm_lapic_sync_to_vapic(vcpu); | |
8968 | } | |
8969 | } | |
8970 | ||
d8368af8 AK |
8971 | r = kvm_mmu_reload(vcpu); |
8972 | if (unlikely(r)) { | |
d905c069 | 8973 | goto cancel_injection; |
d8368af8 AK |
8974 | } |
8975 | ||
b6c7a5dc HB |
8976 | preempt_disable(); |
8977 | ||
afaf0b2f | 8978 | kvm_x86_ops.prepare_guest_switch(vcpu); |
b95234c8 PB |
8979 | |
8980 | /* | |
8981 | * Disable IRQs before setting IN_GUEST_MODE. Posted interrupt | |
8982 | * IPI are then delayed after guest entry, which ensures that they | |
8983 | * result in virtual interrupt delivery. | |
8984 | */ | |
8985 | local_irq_disable(); | |
6b7e2d09 XG |
8986 | vcpu->mode = IN_GUEST_MODE; |
8987 | ||
01b71917 MT |
8988 | srcu_read_unlock(&vcpu->kvm->srcu, vcpu->srcu_idx); |
8989 | ||
0f127d12 | 8990 | /* |
b95234c8 | 8991 | * 1) We should set ->mode before checking ->requests. Please see |
cde9af6e | 8992 | * the comment in kvm_vcpu_exiting_guest_mode(). |
b95234c8 | 8993 | * |
81b01667 | 8994 | * 2) For APICv, we should set ->mode before checking PID.ON. This |
b95234c8 PB |
8995 | * pairs with the memory barrier implicit in pi_test_and_set_on |
8996 | * (see vmx_deliver_posted_interrupt). | |
8997 | * | |
8998 | * 3) This also orders the write to mode from any reads to the page | |
8999 | * tables done while the VCPU is running. Please see the comment | |
9000 | * in kvm_flush_remote_tlbs. | |
6b7e2d09 | 9001 | */ |
01b71917 | 9002 | smp_mb__after_srcu_read_unlock(); |
b6c7a5dc | 9003 | |
b95234c8 PB |
9004 | /* |
9005 | * This handles the case where a posted interrupt was | |
9006 | * notified with kvm_vcpu_kick. | |
9007 | */ | |
fa59cc00 | 9008 | if (kvm_lapic_enabled(vcpu) && vcpu->arch.apicv_active) |
afaf0b2f | 9009 | kvm_x86_ops.sync_pir_to_irr(vcpu); |
32f88400 | 9010 | |
5a9f5443 | 9011 | if (kvm_vcpu_exit_request(vcpu)) { |
6b7e2d09 | 9012 | vcpu->mode = OUTSIDE_GUEST_MODE; |
d94e1dc9 | 9013 | smp_wmb(); |
6c142801 AK |
9014 | local_irq_enable(); |
9015 | preempt_enable(); | |
01b71917 | 9016 | vcpu->srcu_idx = srcu_read_lock(&vcpu->kvm->srcu); |
6c142801 | 9017 | r = 1; |
d905c069 | 9018 | goto cancel_injection; |
6c142801 AK |
9019 | } |
9020 | ||
c43203ca PB |
9021 | if (req_immediate_exit) { |
9022 | kvm_make_request(KVM_REQ_EVENT, vcpu); | |
afaf0b2f | 9023 | kvm_x86_ops.request_immediate_exit(vcpu); |
c43203ca | 9024 | } |
d6185f20 | 9025 | |
2620fe26 SC |
9026 | fpregs_assert_state_consistent(); |
9027 | if (test_thread_flag(TIF_NEED_FPU_LOAD)) | |
9028 | switch_fpu_return(); | |
5f409e20 | 9029 | |
42dbaa5a | 9030 | if (unlikely(vcpu->arch.switch_db_regs)) { |
42dbaa5a JK |
9031 | set_debugreg(0, 7); |
9032 | set_debugreg(vcpu->arch.eff_db[0], 0); | |
9033 | set_debugreg(vcpu->arch.eff_db[1], 1); | |
9034 | set_debugreg(vcpu->arch.eff_db[2], 2); | |
9035 | set_debugreg(vcpu->arch.eff_db[3], 3); | |
c77fb5fe | 9036 | set_debugreg(vcpu->arch.dr6, 6); |
ae561ede | 9037 | vcpu->arch.switch_db_regs &= ~KVM_DEBUGREG_RELOAD; |
42dbaa5a | 9038 | } |
b6c7a5dc | 9039 | |
a9ab13ff | 9040 | exit_fastpath = kvm_x86_ops.run(vcpu); |
b6c7a5dc | 9041 | |
c77fb5fe PB |
9042 | /* |
9043 | * Do this here before restoring debug registers on the host. And | |
9044 | * since we do this before handling the vmexit, a DR access vmexit | |
9045 | * can (a) read the correct value of the debug registers, (b) set | |
9046 | * KVM_DEBUGREG_WONT_EXIT again. | |
9047 | */ | |
9048 | if (unlikely(vcpu->arch.switch_db_regs & KVM_DEBUGREG_WONT_EXIT)) { | |
c77fb5fe | 9049 | WARN_ON(vcpu->guest_debug & KVM_GUESTDBG_USE_HW_BP); |
afaf0b2f | 9050 | kvm_x86_ops.sync_dirty_debug_regs(vcpu); |
70e4da7a | 9051 | kvm_update_dr0123(vcpu); |
70e4da7a PB |
9052 | kvm_update_dr7(vcpu); |
9053 | vcpu->arch.switch_db_regs &= ~KVM_DEBUGREG_RELOAD; | |
c77fb5fe PB |
9054 | } |
9055 | ||
24f1e32c FW |
9056 | /* |
9057 | * If the guest has used debug registers, at least dr7 | |
9058 | * will be disabled while returning to the host. | |
9059 | * If we don't have active breakpoints in the host, we don't | |
9060 | * care about the messed up debug address registers. But if | |
9061 | * we have some of them active, restore the old state. | |
9062 | */ | |
59d8eb53 | 9063 | if (hw_breakpoint_active()) |
24f1e32c | 9064 | hw_breakpoint_restore(); |
42dbaa5a | 9065 | |
c967118d | 9066 | vcpu->arch.last_vmentry_cpu = vcpu->cpu; |
4ba76538 | 9067 | vcpu->arch.last_guest_tsc = kvm_read_l1_tsc(vcpu, rdtsc()); |
1d5f066e | 9068 | |
6b7e2d09 | 9069 | vcpu->mode = OUTSIDE_GUEST_MODE; |
d94e1dc9 | 9070 | smp_wmb(); |
a547c6db | 9071 | |
a9ab13ff | 9072 | kvm_x86_ops.handle_exit_irqoff(vcpu); |
b6c7a5dc | 9073 | |
d7a08882 SC |
9074 | /* |
9075 | * Consume any pending interrupts, including the possible source of | |
9076 | * VM-Exit on SVM and any ticks that occur between VM-Exit and now. | |
9077 | * An instruction is required after local_irq_enable() to fully unblock | |
9078 | * interrupts on processors that implement an interrupt shadow, the | |
9079 | * stat.exits increment will do nicely. | |
9080 | */ | |
9081 | kvm_before_interrupt(vcpu); | |
9082 | local_irq_enable(); | |
b6c7a5dc | 9083 | ++vcpu->stat.exits; |
d7a08882 SC |
9084 | local_irq_disable(); |
9085 | kvm_after_interrupt(vcpu); | |
b6c7a5dc | 9086 | |
ec0671d5 WL |
9087 | if (lapic_in_kernel(vcpu)) { |
9088 | s64 delta = vcpu->arch.apic->lapic_timer.advance_expire_delta; | |
9089 | if (delta != S64_MIN) { | |
9090 | trace_kvm_wait_lapic_expire(vcpu->vcpu_id, delta); | |
9091 | vcpu->arch.apic->lapic_timer.advance_expire_delta = S64_MIN; | |
9092 | } | |
9093 | } | |
b6c7a5dc | 9094 | |
f2485b3e | 9095 | local_irq_enable(); |
b6c7a5dc HB |
9096 | preempt_enable(); |
9097 | ||
f656ce01 | 9098 | vcpu->srcu_idx = srcu_read_lock(&vcpu->kvm->srcu); |
3200f405 | 9099 | |
b6c7a5dc HB |
9100 | /* |
9101 | * Profile KVM exit RIPs: | |
9102 | */ | |
9103 | if (unlikely(prof_on == KVM_PROFILING)) { | |
5fdbf976 MT |
9104 | unsigned long rip = kvm_rip_read(vcpu); |
9105 | profile_hit(KVM_PROFILING, (void *)rip); | |
b6c7a5dc HB |
9106 | } |
9107 | ||
cc578287 ZA |
9108 | if (unlikely(vcpu->arch.tsc_always_catchup)) |
9109 | kvm_make_request(KVM_REQ_CLOCK_UPDATE, vcpu); | |
298101da | 9110 | |
5cfb1d5a MT |
9111 | if (vcpu->arch.apic_attention) |
9112 | kvm_lapic_sync_from_vapic(vcpu); | |
b93463aa | 9113 | |
afaf0b2f | 9114 | r = kvm_x86_ops.handle_exit(vcpu, exit_fastpath); |
d905c069 MT |
9115 | return r; |
9116 | ||
9117 | cancel_injection: | |
8081ad06 SC |
9118 | if (req_immediate_exit) |
9119 | kvm_make_request(KVM_REQ_EVENT, vcpu); | |
afaf0b2f | 9120 | kvm_x86_ops.cancel_injection(vcpu); |
ae7a2a3f MT |
9121 | if (unlikely(vcpu->arch.apic_attention)) |
9122 | kvm_lapic_sync_from_vapic(vcpu); | |
d7690175 MT |
9123 | out: |
9124 | return r; | |
9125 | } | |
b6c7a5dc | 9126 | |
362c698f PB |
9127 | static inline int vcpu_block(struct kvm *kvm, struct kvm_vcpu *vcpu) |
9128 | { | |
bf9f6ac8 | 9129 | if (!kvm_arch_vcpu_runnable(vcpu) && |
afaf0b2f | 9130 | (!kvm_x86_ops.pre_block || kvm_x86_ops.pre_block(vcpu) == 0)) { |
9c8fd1ba PB |
9131 | srcu_read_unlock(&kvm->srcu, vcpu->srcu_idx); |
9132 | kvm_vcpu_block(vcpu); | |
9133 | vcpu->srcu_idx = srcu_read_lock(&kvm->srcu); | |
bf9f6ac8 | 9134 | |
afaf0b2f SC |
9135 | if (kvm_x86_ops.post_block) |
9136 | kvm_x86_ops.post_block(vcpu); | |
bf9f6ac8 | 9137 | |
9c8fd1ba PB |
9138 | if (!kvm_check_request(KVM_REQ_UNHALT, vcpu)) |
9139 | return 1; | |
9140 | } | |
362c698f PB |
9141 | |
9142 | kvm_apic_accept_events(vcpu); | |
9143 | switch(vcpu->arch.mp_state) { | |
9144 | case KVM_MP_STATE_HALTED: | |
647daca2 | 9145 | case KVM_MP_STATE_AP_RESET_HOLD: |
362c698f PB |
9146 | vcpu->arch.pv.pv_unhalted = false; |
9147 | vcpu->arch.mp_state = | |
9148 | KVM_MP_STATE_RUNNABLE; | |
df561f66 | 9149 | fallthrough; |
362c698f PB |
9150 | case KVM_MP_STATE_RUNNABLE: |
9151 | vcpu->arch.apf.halted = false; | |
9152 | break; | |
9153 | case KVM_MP_STATE_INIT_RECEIVED: | |
9154 | break; | |
9155 | default: | |
9156 | return -EINTR; | |
362c698f PB |
9157 | } |
9158 | return 1; | |
9159 | } | |
09cec754 | 9160 | |
5d9bc648 PB |
9161 | static inline bool kvm_vcpu_running(struct kvm_vcpu *vcpu) |
9162 | { | |
56083bdf | 9163 | if (is_guest_mode(vcpu)) |
33b22172 | 9164 | kvm_x86_ops.nested_ops->check_events(vcpu); |
0ad3bed6 | 9165 | |
5d9bc648 PB |
9166 | return (vcpu->arch.mp_state == KVM_MP_STATE_RUNNABLE && |
9167 | !vcpu->arch.apf.halted); | |
9168 | } | |
9169 | ||
362c698f | 9170 | static int vcpu_run(struct kvm_vcpu *vcpu) |
d7690175 MT |
9171 | { |
9172 | int r; | |
f656ce01 | 9173 | struct kvm *kvm = vcpu->kvm; |
d7690175 | 9174 | |
f656ce01 | 9175 | vcpu->srcu_idx = srcu_read_lock(&kvm->srcu); |
c595ceee | 9176 | vcpu->arch.l1tf_flush_l1d = true; |
d7690175 | 9177 | |
362c698f | 9178 | for (;;) { |
58f800d5 | 9179 | if (kvm_vcpu_running(vcpu)) { |
851ba692 | 9180 | r = vcpu_enter_guest(vcpu); |
bf9f6ac8 | 9181 | } else { |
362c698f | 9182 | r = vcpu_block(kvm, vcpu); |
bf9f6ac8 FW |
9183 | } |
9184 | ||
09cec754 GN |
9185 | if (r <= 0) |
9186 | break; | |
9187 | ||
72875d8a | 9188 | kvm_clear_request(KVM_REQ_PENDING_TIMER, vcpu); |
09cec754 GN |
9189 | if (kvm_cpu_has_pending_timer(vcpu)) |
9190 | kvm_inject_pending_timer_irqs(vcpu); | |
9191 | ||
782d422b MG |
9192 | if (dm_request_for_irq_injection(vcpu) && |
9193 | kvm_vcpu_ready_for_interrupt_injection(vcpu)) { | |
4ca7dd8c PB |
9194 | r = 0; |
9195 | vcpu->run->exit_reason = KVM_EXIT_IRQ_WINDOW_OPEN; | |
09cec754 | 9196 | ++vcpu->stat.request_irq_exits; |
362c698f | 9197 | break; |
09cec754 | 9198 | } |
af585b92 | 9199 | |
f3020b88 | 9200 | if (__xfer_to_guest_mode_work_pending()) { |
f656ce01 | 9201 | srcu_read_unlock(&kvm->srcu, vcpu->srcu_idx); |
72c3c0fe TG |
9202 | r = xfer_to_guest_mode_handle_work(vcpu); |
9203 | if (r) | |
9204 | return r; | |
f656ce01 | 9205 | vcpu->srcu_idx = srcu_read_lock(&kvm->srcu); |
d7690175 | 9206 | } |
b6c7a5dc HB |
9207 | } |
9208 | ||
f656ce01 | 9209 | srcu_read_unlock(&kvm->srcu, vcpu->srcu_idx); |
b6c7a5dc HB |
9210 | |
9211 | return r; | |
9212 | } | |
9213 | ||
716d51ab GN |
9214 | static inline int complete_emulated_io(struct kvm_vcpu *vcpu) |
9215 | { | |
9216 | int r; | |
60fc3d02 | 9217 | |
716d51ab | 9218 | vcpu->srcu_idx = srcu_read_lock(&vcpu->kvm->srcu); |
0ce97a2b | 9219 | r = kvm_emulate_instruction(vcpu, EMULTYPE_NO_DECODE); |
716d51ab | 9220 | srcu_read_unlock(&vcpu->kvm->srcu, vcpu->srcu_idx); |
60fc3d02 | 9221 | return r; |
716d51ab GN |
9222 | } |
9223 | ||
9224 | static int complete_emulated_pio(struct kvm_vcpu *vcpu) | |
9225 | { | |
9226 | BUG_ON(!vcpu->arch.pio.count); | |
9227 | ||
9228 | return complete_emulated_io(vcpu); | |
9229 | } | |
9230 | ||
f78146b0 AK |
9231 | /* |
9232 | * Implements the following, as a state machine: | |
9233 | * | |
9234 | * read: | |
9235 | * for each fragment | |
87da7e66 XG |
9236 | * for each mmio piece in the fragment |
9237 | * write gpa, len | |
9238 | * exit | |
9239 | * copy data | |
f78146b0 AK |
9240 | * execute insn |
9241 | * | |
9242 | * write: | |
9243 | * for each fragment | |
87da7e66 XG |
9244 | * for each mmio piece in the fragment |
9245 | * write gpa, len | |
9246 | * copy data | |
9247 | * exit | |
f78146b0 | 9248 | */ |
716d51ab | 9249 | static int complete_emulated_mmio(struct kvm_vcpu *vcpu) |
5287f194 AK |
9250 | { |
9251 | struct kvm_run *run = vcpu->run; | |
f78146b0 | 9252 | struct kvm_mmio_fragment *frag; |
87da7e66 | 9253 | unsigned len; |
5287f194 | 9254 | |
716d51ab | 9255 | BUG_ON(!vcpu->mmio_needed); |
5287f194 | 9256 | |
716d51ab | 9257 | /* Complete previous fragment */ |
87da7e66 XG |
9258 | frag = &vcpu->mmio_fragments[vcpu->mmio_cur_fragment]; |
9259 | len = min(8u, frag->len); | |
716d51ab | 9260 | if (!vcpu->mmio_is_write) |
87da7e66 XG |
9261 | memcpy(frag->data, run->mmio.data, len); |
9262 | ||
9263 | if (frag->len <= 8) { | |
9264 | /* Switch to the next fragment. */ | |
9265 | frag++; | |
9266 | vcpu->mmio_cur_fragment++; | |
9267 | } else { | |
9268 | /* Go forward to the next mmio piece. */ | |
9269 | frag->data += len; | |
9270 | frag->gpa += len; | |
9271 | frag->len -= len; | |
9272 | } | |
9273 | ||
a08d3b3b | 9274 | if (vcpu->mmio_cur_fragment >= vcpu->mmio_nr_fragments) { |
716d51ab | 9275 | vcpu->mmio_needed = 0; |
0912c977 PB |
9276 | |
9277 | /* FIXME: return into emulator if single-stepping. */ | |
cef4dea0 | 9278 | if (vcpu->mmio_is_write) |
716d51ab GN |
9279 | return 1; |
9280 | vcpu->mmio_read_completed = 1; | |
9281 | return complete_emulated_io(vcpu); | |
9282 | } | |
87da7e66 | 9283 | |
716d51ab GN |
9284 | run->exit_reason = KVM_EXIT_MMIO; |
9285 | run->mmio.phys_addr = frag->gpa; | |
9286 | if (vcpu->mmio_is_write) | |
87da7e66 XG |
9287 | memcpy(run->mmio.data, frag->data, min(8u, frag->len)); |
9288 | run->mmio.len = min(8u, frag->len); | |
716d51ab GN |
9289 | run->mmio.is_write = vcpu->mmio_is_write; |
9290 | vcpu->arch.complete_userspace_io = complete_emulated_mmio; | |
9291 | return 0; | |
5287f194 AK |
9292 | } |
9293 | ||
c9aef3b8 SC |
9294 | static void kvm_save_current_fpu(struct fpu *fpu) |
9295 | { | |
9296 | /* | |
9297 | * If the target FPU state is not resident in the CPU registers, just | |
9298 | * memcpy() from current, else save CPU state directly to the target. | |
9299 | */ | |
9300 | if (test_thread_flag(TIF_NEED_FPU_LOAD)) | |
9301 | memcpy(&fpu->state, ¤t->thread.fpu.state, | |
9302 | fpu_kernel_xstate_size); | |
9303 | else | |
9304 | copy_fpregs_to_fpstate(fpu); | |
9305 | } | |
9306 | ||
822f312d SAS |
9307 | /* Swap (qemu) user FPU context for the guest FPU context. */ |
9308 | static void kvm_load_guest_fpu(struct kvm_vcpu *vcpu) | |
9309 | { | |
5f409e20 RR |
9310 | fpregs_lock(); |
9311 | ||
c9aef3b8 SC |
9312 | kvm_save_current_fpu(vcpu->arch.user_fpu); |
9313 | ||
ed02b213 TL |
9314 | /* |
9315 | * Guests with protected state can't have it set by the hypervisor, | |
9316 | * so skip trying to set it. | |
9317 | */ | |
9318 | if (vcpu->arch.guest_fpu) | |
9319 | /* PKRU is separately restored in kvm_x86_ops.run. */ | |
9320 | __copy_kernel_to_fpregs(&vcpu->arch.guest_fpu->state, | |
9321 | ~XFEATURE_MASK_PKRU); | |
5f409e20 RR |
9322 | |
9323 | fpregs_mark_activate(); | |
9324 | fpregs_unlock(); | |
9325 | ||
822f312d SAS |
9326 | trace_kvm_fpu(1); |
9327 | } | |
9328 | ||
9329 | /* When vcpu_run ends, restore user space FPU context. */ | |
9330 | static void kvm_put_guest_fpu(struct kvm_vcpu *vcpu) | |
9331 | { | |
5f409e20 RR |
9332 | fpregs_lock(); |
9333 | ||
ed02b213 TL |
9334 | /* |
9335 | * Guests with protected state can't have it read by the hypervisor, | |
9336 | * so skip trying to save it. | |
9337 | */ | |
9338 | if (vcpu->arch.guest_fpu) | |
9339 | kvm_save_current_fpu(vcpu->arch.guest_fpu); | |
c9aef3b8 | 9340 | |
d9a710e5 | 9341 | copy_kernel_to_fpregs(&vcpu->arch.user_fpu->state); |
5f409e20 RR |
9342 | |
9343 | fpregs_mark_activate(); | |
9344 | fpregs_unlock(); | |
9345 | ||
822f312d SAS |
9346 | ++vcpu->stat.fpu_reload; |
9347 | trace_kvm_fpu(0); | |
9348 | } | |
9349 | ||
1b94f6f8 | 9350 | int kvm_arch_vcpu_ioctl_run(struct kvm_vcpu *vcpu) |
b6c7a5dc | 9351 | { |
1b94f6f8 | 9352 | struct kvm_run *kvm_run = vcpu->run; |
b6c7a5dc | 9353 | int r; |
b6c7a5dc | 9354 | |
accb757d | 9355 | vcpu_load(vcpu); |
20b7035c | 9356 | kvm_sigset_activate(vcpu); |
15aad3be | 9357 | kvm_run->flags = 0; |
5663d8f9 PX |
9358 | kvm_load_guest_fpu(vcpu); |
9359 | ||
a4535290 | 9360 | if (unlikely(vcpu->arch.mp_state == KVM_MP_STATE_UNINITIALIZED)) { |
2f173d26 JS |
9361 | if (kvm_run->immediate_exit) { |
9362 | r = -EINTR; | |
9363 | goto out; | |
9364 | } | |
b6c7a5dc | 9365 | kvm_vcpu_block(vcpu); |
66450a21 | 9366 | kvm_apic_accept_events(vcpu); |
72875d8a | 9367 | kvm_clear_request(KVM_REQ_UNHALT, vcpu); |
ac9f6dc0 | 9368 | r = -EAGAIN; |
a0595000 JS |
9369 | if (signal_pending(current)) { |
9370 | r = -EINTR; | |
1b94f6f8 | 9371 | kvm_run->exit_reason = KVM_EXIT_INTR; |
a0595000 JS |
9372 | ++vcpu->stat.signal_exits; |
9373 | } | |
ac9f6dc0 | 9374 | goto out; |
b6c7a5dc HB |
9375 | } |
9376 | ||
1b94f6f8 | 9377 | if (kvm_run->kvm_valid_regs & ~KVM_SYNC_X86_VALID_FIELDS) { |
01643c51 KH |
9378 | r = -EINVAL; |
9379 | goto out; | |
9380 | } | |
9381 | ||
1b94f6f8 | 9382 | if (kvm_run->kvm_dirty_regs) { |
01643c51 KH |
9383 | r = sync_regs(vcpu); |
9384 | if (r != 0) | |
9385 | goto out; | |
9386 | } | |
9387 | ||
b6c7a5dc | 9388 | /* re-sync apic's tpr */ |
35754c98 | 9389 | if (!lapic_in_kernel(vcpu)) { |
eea1cff9 AP |
9390 | if (kvm_set_cr8(vcpu, kvm_run->cr8) != 0) { |
9391 | r = -EINVAL; | |
9392 | goto out; | |
9393 | } | |
9394 | } | |
b6c7a5dc | 9395 | |
716d51ab GN |
9396 | if (unlikely(vcpu->arch.complete_userspace_io)) { |
9397 | int (*cui)(struct kvm_vcpu *) = vcpu->arch.complete_userspace_io; | |
9398 | vcpu->arch.complete_userspace_io = NULL; | |
9399 | r = cui(vcpu); | |
9400 | if (r <= 0) | |
5663d8f9 | 9401 | goto out; |
716d51ab GN |
9402 | } else |
9403 | WARN_ON(vcpu->arch.pio.count || vcpu->mmio_needed); | |
5287f194 | 9404 | |
460df4c1 PB |
9405 | if (kvm_run->immediate_exit) |
9406 | r = -EINTR; | |
9407 | else | |
9408 | r = vcpu_run(vcpu); | |
b6c7a5dc HB |
9409 | |
9410 | out: | |
5663d8f9 | 9411 | kvm_put_guest_fpu(vcpu); |
1b94f6f8 | 9412 | if (kvm_run->kvm_valid_regs) |
01643c51 | 9413 | store_regs(vcpu); |
f1d86e46 | 9414 | post_kvm_run_save(vcpu); |
20b7035c | 9415 | kvm_sigset_deactivate(vcpu); |
b6c7a5dc | 9416 | |
accb757d | 9417 | vcpu_put(vcpu); |
b6c7a5dc HB |
9418 | return r; |
9419 | } | |
9420 | ||
01643c51 | 9421 | static void __get_regs(struct kvm_vcpu *vcpu, struct kvm_regs *regs) |
b6c7a5dc | 9422 | { |
7ae441ea GN |
9423 | if (vcpu->arch.emulate_regs_need_sync_to_vcpu) { |
9424 | /* | |
9425 | * We are here if userspace calls get_regs() in the middle of | |
9426 | * instruction emulation. Registers state needs to be copied | |
4a969980 | 9427 | * back from emulation context to vcpu. Userspace shouldn't do |
7ae441ea GN |
9428 | * that usually, but some bad designed PV devices (vmware |
9429 | * backdoor interface) need this to work | |
9430 | */ | |
c9b8b07c | 9431 | emulator_writeback_register_cache(vcpu->arch.emulate_ctxt); |
7ae441ea GN |
9432 | vcpu->arch.emulate_regs_need_sync_to_vcpu = false; |
9433 | } | |
de3cd117 SC |
9434 | regs->rax = kvm_rax_read(vcpu); |
9435 | regs->rbx = kvm_rbx_read(vcpu); | |
9436 | regs->rcx = kvm_rcx_read(vcpu); | |
9437 | regs->rdx = kvm_rdx_read(vcpu); | |
9438 | regs->rsi = kvm_rsi_read(vcpu); | |
9439 | regs->rdi = kvm_rdi_read(vcpu); | |
e9c16c78 | 9440 | regs->rsp = kvm_rsp_read(vcpu); |
de3cd117 | 9441 | regs->rbp = kvm_rbp_read(vcpu); |
b6c7a5dc | 9442 | #ifdef CONFIG_X86_64 |
de3cd117 SC |
9443 | regs->r8 = kvm_r8_read(vcpu); |
9444 | regs->r9 = kvm_r9_read(vcpu); | |
9445 | regs->r10 = kvm_r10_read(vcpu); | |
9446 | regs->r11 = kvm_r11_read(vcpu); | |
9447 | regs->r12 = kvm_r12_read(vcpu); | |
9448 | regs->r13 = kvm_r13_read(vcpu); | |
9449 | regs->r14 = kvm_r14_read(vcpu); | |
9450 | regs->r15 = kvm_r15_read(vcpu); | |
b6c7a5dc HB |
9451 | #endif |
9452 | ||
5fdbf976 | 9453 | regs->rip = kvm_rip_read(vcpu); |
91586a3b | 9454 | regs->rflags = kvm_get_rflags(vcpu); |
01643c51 | 9455 | } |
b6c7a5dc | 9456 | |
01643c51 KH |
9457 | int kvm_arch_vcpu_ioctl_get_regs(struct kvm_vcpu *vcpu, struct kvm_regs *regs) |
9458 | { | |
9459 | vcpu_load(vcpu); | |
9460 | __get_regs(vcpu, regs); | |
1fc9b76b | 9461 | vcpu_put(vcpu); |
b6c7a5dc HB |
9462 | return 0; |
9463 | } | |
9464 | ||
01643c51 | 9465 | static void __set_regs(struct kvm_vcpu *vcpu, struct kvm_regs *regs) |
b6c7a5dc | 9466 | { |
7ae441ea GN |
9467 | vcpu->arch.emulate_regs_need_sync_from_vcpu = true; |
9468 | vcpu->arch.emulate_regs_need_sync_to_vcpu = false; | |
9469 | ||
de3cd117 SC |
9470 | kvm_rax_write(vcpu, regs->rax); |
9471 | kvm_rbx_write(vcpu, regs->rbx); | |
9472 | kvm_rcx_write(vcpu, regs->rcx); | |
9473 | kvm_rdx_write(vcpu, regs->rdx); | |
9474 | kvm_rsi_write(vcpu, regs->rsi); | |
9475 | kvm_rdi_write(vcpu, regs->rdi); | |
e9c16c78 | 9476 | kvm_rsp_write(vcpu, regs->rsp); |
de3cd117 | 9477 | kvm_rbp_write(vcpu, regs->rbp); |
b6c7a5dc | 9478 | #ifdef CONFIG_X86_64 |
de3cd117 SC |
9479 | kvm_r8_write(vcpu, regs->r8); |
9480 | kvm_r9_write(vcpu, regs->r9); | |
9481 | kvm_r10_write(vcpu, regs->r10); | |
9482 | kvm_r11_write(vcpu, regs->r11); | |
9483 | kvm_r12_write(vcpu, regs->r12); | |
9484 | kvm_r13_write(vcpu, regs->r13); | |
9485 | kvm_r14_write(vcpu, regs->r14); | |
9486 | kvm_r15_write(vcpu, regs->r15); | |
b6c7a5dc HB |
9487 | #endif |
9488 | ||
5fdbf976 | 9489 | kvm_rip_write(vcpu, regs->rip); |
d73235d1 | 9490 | kvm_set_rflags(vcpu, regs->rflags | X86_EFLAGS_FIXED); |
b6c7a5dc | 9491 | |
b4f14abd JK |
9492 | vcpu->arch.exception.pending = false; |
9493 | ||
3842d135 | 9494 | kvm_make_request(KVM_REQ_EVENT, vcpu); |
01643c51 | 9495 | } |
3842d135 | 9496 | |
01643c51 KH |
9497 | int kvm_arch_vcpu_ioctl_set_regs(struct kvm_vcpu *vcpu, struct kvm_regs *regs) |
9498 | { | |
9499 | vcpu_load(vcpu); | |
9500 | __set_regs(vcpu, regs); | |
875656fe | 9501 | vcpu_put(vcpu); |
b6c7a5dc HB |
9502 | return 0; |
9503 | } | |
9504 | ||
b6c7a5dc HB |
9505 | void kvm_get_cs_db_l_bits(struct kvm_vcpu *vcpu, int *db, int *l) |
9506 | { | |
9507 | struct kvm_segment cs; | |
9508 | ||
3e6e0aab | 9509 | kvm_get_segment(vcpu, &cs, VCPU_SREG_CS); |
b6c7a5dc HB |
9510 | *db = cs.db; |
9511 | *l = cs.l; | |
9512 | } | |
9513 | EXPORT_SYMBOL_GPL(kvm_get_cs_db_l_bits); | |
9514 | ||
01643c51 | 9515 | static void __get_sregs(struct kvm_vcpu *vcpu, struct kvm_sregs *sregs) |
b6c7a5dc | 9516 | { |
89a27f4d | 9517 | struct desc_ptr dt; |
b6c7a5dc | 9518 | |
5265713a TL |
9519 | if (vcpu->arch.guest_state_protected) |
9520 | goto skip_protected_regs; | |
9521 | ||
3e6e0aab GT |
9522 | kvm_get_segment(vcpu, &sregs->cs, VCPU_SREG_CS); |
9523 | kvm_get_segment(vcpu, &sregs->ds, VCPU_SREG_DS); | |
9524 | kvm_get_segment(vcpu, &sregs->es, VCPU_SREG_ES); | |
9525 | kvm_get_segment(vcpu, &sregs->fs, VCPU_SREG_FS); | |
9526 | kvm_get_segment(vcpu, &sregs->gs, VCPU_SREG_GS); | |
9527 | kvm_get_segment(vcpu, &sregs->ss, VCPU_SREG_SS); | |
b6c7a5dc | 9528 | |
3e6e0aab GT |
9529 | kvm_get_segment(vcpu, &sregs->tr, VCPU_SREG_TR); |
9530 | kvm_get_segment(vcpu, &sregs->ldt, VCPU_SREG_LDTR); | |
b6c7a5dc | 9531 | |
afaf0b2f | 9532 | kvm_x86_ops.get_idt(vcpu, &dt); |
89a27f4d GN |
9533 | sregs->idt.limit = dt.size; |
9534 | sregs->idt.base = dt.address; | |
afaf0b2f | 9535 | kvm_x86_ops.get_gdt(vcpu, &dt); |
89a27f4d GN |
9536 | sregs->gdt.limit = dt.size; |
9537 | sregs->gdt.base = dt.address; | |
b6c7a5dc | 9538 | |
ad312c7c | 9539 | sregs->cr2 = vcpu->arch.cr2; |
9f8fe504 | 9540 | sregs->cr3 = kvm_read_cr3(vcpu); |
5265713a TL |
9541 | |
9542 | skip_protected_regs: | |
9543 | sregs->cr0 = kvm_read_cr0(vcpu); | |
fc78f519 | 9544 | sregs->cr4 = kvm_read_cr4(vcpu); |
2d3ad1f4 | 9545 | sregs->cr8 = kvm_get_cr8(vcpu); |
f6801dff | 9546 | sregs->efer = vcpu->arch.efer; |
b6c7a5dc HB |
9547 | sregs->apic_base = kvm_get_apic_base(vcpu); |
9548 | ||
0e96f31e | 9549 | memset(sregs->interrupt_bitmap, 0, sizeof(sregs->interrupt_bitmap)); |
b6c7a5dc | 9550 | |
04140b41 | 9551 | if (vcpu->arch.interrupt.injected && !vcpu->arch.interrupt.soft) |
14d0bc1f GN |
9552 | set_bit(vcpu->arch.interrupt.nr, |
9553 | (unsigned long *)sregs->interrupt_bitmap); | |
01643c51 | 9554 | } |
16d7a191 | 9555 | |
01643c51 KH |
9556 | int kvm_arch_vcpu_ioctl_get_sregs(struct kvm_vcpu *vcpu, |
9557 | struct kvm_sregs *sregs) | |
9558 | { | |
9559 | vcpu_load(vcpu); | |
9560 | __get_sregs(vcpu, sregs); | |
bcdec41c | 9561 | vcpu_put(vcpu); |
b6c7a5dc HB |
9562 | return 0; |
9563 | } | |
9564 | ||
62d9f0db MT |
9565 | int kvm_arch_vcpu_ioctl_get_mpstate(struct kvm_vcpu *vcpu, |
9566 | struct kvm_mp_state *mp_state) | |
9567 | { | |
fd232561 | 9568 | vcpu_load(vcpu); |
f958bd23 SC |
9569 | if (kvm_mpx_supported()) |
9570 | kvm_load_guest_fpu(vcpu); | |
fd232561 | 9571 | |
66450a21 | 9572 | kvm_apic_accept_events(vcpu); |
647daca2 TL |
9573 | if ((vcpu->arch.mp_state == KVM_MP_STATE_HALTED || |
9574 | vcpu->arch.mp_state == KVM_MP_STATE_AP_RESET_HOLD) && | |
9575 | vcpu->arch.pv.pv_unhalted) | |
6aef266c SV |
9576 | mp_state->mp_state = KVM_MP_STATE_RUNNABLE; |
9577 | else | |
9578 | mp_state->mp_state = vcpu->arch.mp_state; | |
9579 | ||
f958bd23 SC |
9580 | if (kvm_mpx_supported()) |
9581 | kvm_put_guest_fpu(vcpu); | |
fd232561 | 9582 | vcpu_put(vcpu); |
62d9f0db MT |
9583 | return 0; |
9584 | } | |
9585 | ||
9586 | int kvm_arch_vcpu_ioctl_set_mpstate(struct kvm_vcpu *vcpu, | |
9587 | struct kvm_mp_state *mp_state) | |
9588 | { | |
e83dff5e CD |
9589 | int ret = -EINVAL; |
9590 | ||
9591 | vcpu_load(vcpu); | |
9592 | ||
bce87cce | 9593 | if (!lapic_in_kernel(vcpu) && |
66450a21 | 9594 | mp_state->mp_state != KVM_MP_STATE_RUNNABLE) |
e83dff5e | 9595 | goto out; |
66450a21 | 9596 | |
27cbe7d6 LA |
9597 | /* |
9598 | * KVM_MP_STATE_INIT_RECEIVED means the processor is in | |
9599 | * INIT state; latched init should be reported using | |
9600 | * KVM_SET_VCPU_EVENTS, so reject it here. | |
9601 | */ | |
9602 | if ((kvm_vcpu_latch_init(vcpu) || vcpu->arch.smi_pending) && | |
28bf2888 DH |
9603 | (mp_state->mp_state == KVM_MP_STATE_SIPI_RECEIVED || |
9604 | mp_state->mp_state == KVM_MP_STATE_INIT_RECEIVED)) | |
e83dff5e | 9605 | goto out; |
28bf2888 | 9606 | |
66450a21 JK |
9607 | if (mp_state->mp_state == KVM_MP_STATE_SIPI_RECEIVED) { |
9608 | vcpu->arch.mp_state = KVM_MP_STATE_INIT_RECEIVED; | |
9609 | set_bit(KVM_APIC_SIPI, &vcpu->arch.apic->pending_events); | |
9610 | } else | |
9611 | vcpu->arch.mp_state = mp_state->mp_state; | |
3842d135 | 9612 | kvm_make_request(KVM_REQ_EVENT, vcpu); |
e83dff5e CD |
9613 | |
9614 | ret = 0; | |
9615 | out: | |
9616 | vcpu_put(vcpu); | |
9617 | return ret; | |
62d9f0db MT |
9618 | } |
9619 | ||
7f3d35fd KW |
9620 | int kvm_task_switch(struct kvm_vcpu *vcpu, u16 tss_selector, int idt_index, |
9621 | int reason, bool has_error_code, u32 error_code) | |
b6c7a5dc | 9622 | { |
c9b8b07c | 9623 | struct x86_emulate_ctxt *ctxt = vcpu->arch.emulate_ctxt; |
8ec4722d | 9624 | int ret; |
e01c2426 | 9625 | |
8ec4722d | 9626 | init_emulate_ctxt(vcpu); |
c697518a | 9627 | |
7f3d35fd | 9628 | ret = emulator_task_switch(ctxt, tss_selector, idt_index, reason, |
9d74191a | 9629 | has_error_code, error_code); |
1051778f SC |
9630 | if (ret) { |
9631 | vcpu->run->exit_reason = KVM_EXIT_INTERNAL_ERROR; | |
9632 | vcpu->run->internal.suberror = KVM_INTERNAL_ERROR_EMULATION; | |
9633 | vcpu->run->internal.ndata = 0; | |
60fc3d02 | 9634 | return 0; |
1051778f | 9635 | } |
37817f29 | 9636 | |
9d74191a TY |
9637 | kvm_rip_write(vcpu, ctxt->eip); |
9638 | kvm_set_rflags(vcpu, ctxt->eflags); | |
60fc3d02 | 9639 | return 1; |
37817f29 IE |
9640 | } |
9641 | EXPORT_SYMBOL_GPL(kvm_task_switch); | |
9642 | ||
ee69c92b | 9643 | static bool kvm_is_valid_sregs(struct kvm_vcpu *vcpu, struct kvm_sregs *sregs) |
f2981033 | 9644 | { |
37b95951 | 9645 | if ((sregs->efer & EFER_LME) && (sregs->cr0 & X86_CR0_PG)) { |
f2981033 LT |
9646 | /* |
9647 | * When EFER.LME and CR0.PG are set, the processor is in | |
9648 | * 64-bit mode (though maybe in a 32-bit code segment). | |
9649 | * CR4.PAE and EFER.LMA must be set. | |
9650 | */ | |
ee69c92b SC |
9651 | if (!(sregs->cr4 & X86_CR4_PAE) || !(sregs->efer & EFER_LMA)) |
9652 | return false; | |
c1c35cf7 PB |
9653 | if (sregs->cr3 & vcpu->arch.cr3_lm_rsvd_bits) |
9654 | return false; | |
f2981033 LT |
9655 | } else { |
9656 | /* | |
9657 | * Not in 64-bit mode: EFER.LMA is clear and the code | |
9658 | * segment cannot be 64-bit. | |
9659 | */ | |
9660 | if (sregs->efer & EFER_LMA || sregs->cs.l) | |
ee69c92b | 9661 | return false; |
f2981033 LT |
9662 | } |
9663 | ||
ee69c92b | 9664 | return kvm_is_valid_cr4(vcpu, sregs->cr4); |
f2981033 LT |
9665 | } |
9666 | ||
01643c51 | 9667 | static int __set_sregs(struct kvm_vcpu *vcpu, struct kvm_sregs *sregs) |
b6c7a5dc | 9668 | { |
58cb628d | 9669 | struct msr_data apic_base_msr; |
b6c7a5dc | 9670 | int mmu_reset_needed = 0; |
63f42e02 | 9671 | int pending_vec, max_bits, idx; |
89a27f4d | 9672 | struct desc_ptr dt; |
b4ef9d4e CD |
9673 | int ret = -EINVAL; |
9674 | ||
ee69c92b | 9675 | if (!kvm_is_valid_sregs(vcpu, sregs)) |
8dbfb2bf | 9676 | goto out; |
f2981033 | 9677 | |
d3802286 JM |
9678 | apic_base_msr.data = sregs->apic_base; |
9679 | apic_base_msr.host_initiated = true; | |
9680 | if (kvm_set_apic_base(vcpu, &apic_base_msr)) | |
b4ef9d4e | 9681 | goto out; |
6d1068b3 | 9682 | |
5265713a TL |
9683 | if (vcpu->arch.guest_state_protected) |
9684 | goto skip_protected_regs; | |
9685 | ||
89a27f4d GN |
9686 | dt.size = sregs->idt.limit; |
9687 | dt.address = sregs->idt.base; | |
afaf0b2f | 9688 | kvm_x86_ops.set_idt(vcpu, &dt); |
89a27f4d GN |
9689 | dt.size = sregs->gdt.limit; |
9690 | dt.address = sregs->gdt.base; | |
afaf0b2f | 9691 | kvm_x86_ops.set_gdt(vcpu, &dt); |
b6c7a5dc | 9692 | |
ad312c7c | 9693 | vcpu->arch.cr2 = sregs->cr2; |
9f8fe504 | 9694 | mmu_reset_needed |= kvm_read_cr3(vcpu) != sregs->cr3; |
dc7e795e | 9695 | vcpu->arch.cr3 = sregs->cr3; |
cb3c1e2f | 9696 | kvm_register_mark_available(vcpu, VCPU_EXREG_CR3); |
b6c7a5dc | 9697 | |
2d3ad1f4 | 9698 | kvm_set_cr8(vcpu, sregs->cr8); |
b6c7a5dc | 9699 | |
f6801dff | 9700 | mmu_reset_needed |= vcpu->arch.efer != sregs->efer; |
afaf0b2f | 9701 | kvm_x86_ops.set_efer(vcpu, sregs->efer); |
b6c7a5dc | 9702 | |
4d4ec087 | 9703 | mmu_reset_needed |= kvm_read_cr0(vcpu) != sregs->cr0; |
afaf0b2f | 9704 | kvm_x86_ops.set_cr0(vcpu, sregs->cr0); |
d7306163 | 9705 | vcpu->arch.cr0 = sregs->cr0; |
b6c7a5dc | 9706 | |
fc78f519 | 9707 | mmu_reset_needed |= kvm_read_cr4(vcpu) != sregs->cr4; |
afaf0b2f | 9708 | kvm_x86_ops.set_cr4(vcpu, sregs->cr4); |
63f42e02 XG |
9709 | |
9710 | idx = srcu_read_lock(&vcpu->kvm->srcu); | |
bf03d4f9 | 9711 | if (is_pae_paging(vcpu)) { |
9f8fe504 | 9712 | load_pdptrs(vcpu, vcpu->arch.walk_mmu, kvm_read_cr3(vcpu)); |
7c93be44 MT |
9713 | mmu_reset_needed = 1; |
9714 | } | |
63f42e02 | 9715 | srcu_read_unlock(&vcpu->kvm->srcu, idx); |
b6c7a5dc HB |
9716 | |
9717 | if (mmu_reset_needed) | |
9718 | kvm_mmu_reset_context(vcpu); | |
9719 | ||
3e6e0aab GT |
9720 | kvm_set_segment(vcpu, &sregs->cs, VCPU_SREG_CS); |
9721 | kvm_set_segment(vcpu, &sregs->ds, VCPU_SREG_DS); | |
9722 | kvm_set_segment(vcpu, &sregs->es, VCPU_SREG_ES); | |
9723 | kvm_set_segment(vcpu, &sregs->fs, VCPU_SREG_FS); | |
9724 | kvm_set_segment(vcpu, &sregs->gs, VCPU_SREG_GS); | |
9725 | kvm_set_segment(vcpu, &sregs->ss, VCPU_SREG_SS); | |
b6c7a5dc | 9726 | |
3e6e0aab GT |
9727 | kvm_set_segment(vcpu, &sregs->tr, VCPU_SREG_TR); |
9728 | kvm_set_segment(vcpu, &sregs->ldt, VCPU_SREG_LDTR); | |
b6c7a5dc | 9729 | |
5f0269f5 ME |
9730 | update_cr8_intercept(vcpu); |
9731 | ||
9c3e4aab | 9732 | /* Older userspace won't unhalt the vcpu on reset. */ |
c5af89b6 | 9733 | if (kvm_vcpu_is_bsp(vcpu) && kvm_rip_read(vcpu) == 0xfff0 && |
9c3e4aab | 9734 | sregs->cs.selector == 0xf000 && sregs->cs.base == 0xffff0000 && |
3eeb3288 | 9735 | !is_protmode(vcpu)) |
9c3e4aab MT |
9736 | vcpu->arch.mp_state = KVM_MP_STATE_RUNNABLE; |
9737 | ||
5265713a TL |
9738 | skip_protected_regs: |
9739 | max_bits = KVM_NR_INTERRUPTS; | |
9740 | pending_vec = find_first_bit( | |
9741 | (const unsigned long *)sregs->interrupt_bitmap, max_bits); | |
9742 | if (pending_vec < max_bits) { | |
9743 | kvm_queue_interrupt(vcpu, pending_vec, false); | |
9744 | pr_debug("Set back pending irq %d\n", pending_vec); | |
9745 | } | |
9746 | ||
3842d135 AK |
9747 | kvm_make_request(KVM_REQ_EVENT, vcpu); |
9748 | ||
b4ef9d4e CD |
9749 | ret = 0; |
9750 | out: | |
01643c51 KH |
9751 | return ret; |
9752 | } | |
9753 | ||
9754 | int kvm_arch_vcpu_ioctl_set_sregs(struct kvm_vcpu *vcpu, | |
9755 | struct kvm_sregs *sregs) | |
9756 | { | |
9757 | int ret; | |
9758 | ||
9759 | vcpu_load(vcpu); | |
9760 | ret = __set_sregs(vcpu, sregs); | |
b4ef9d4e CD |
9761 | vcpu_put(vcpu); |
9762 | return ret; | |
b6c7a5dc HB |
9763 | } |
9764 | ||
d0bfb940 JK |
9765 | int kvm_arch_vcpu_ioctl_set_guest_debug(struct kvm_vcpu *vcpu, |
9766 | struct kvm_guest_debug *dbg) | |
b6c7a5dc | 9767 | { |
355be0b9 | 9768 | unsigned long rflags; |
ae675ef0 | 9769 | int i, r; |
b6c7a5dc | 9770 | |
8d4846b9 TL |
9771 | if (vcpu->arch.guest_state_protected) |
9772 | return -EINVAL; | |
9773 | ||
66b56562 CD |
9774 | vcpu_load(vcpu); |
9775 | ||
4f926bf2 JK |
9776 | if (dbg->control & (KVM_GUESTDBG_INJECT_DB | KVM_GUESTDBG_INJECT_BP)) { |
9777 | r = -EBUSY; | |
9778 | if (vcpu->arch.exception.pending) | |
2122ff5e | 9779 | goto out; |
4f926bf2 JK |
9780 | if (dbg->control & KVM_GUESTDBG_INJECT_DB) |
9781 | kvm_queue_exception(vcpu, DB_VECTOR); | |
9782 | else | |
9783 | kvm_queue_exception(vcpu, BP_VECTOR); | |
9784 | } | |
9785 | ||
91586a3b JK |
9786 | /* |
9787 | * Read rflags as long as potentially injected trace flags are still | |
9788 | * filtered out. | |
9789 | */ | |
9790 | rflags = kvm_get_rflags(vcpu); | |
355be0b9 JK |
9791 | |
9792 | vcpu->guest_debug = dbg->control; | |
9793 | if (!(vcpu->guest_debug & KVM_GUESTDBG_ENABLE)) | |
9794 | vcpu->guest_debug = 0; | |
9795 | ||
9796 | if (vcpu->guest_debug & KVM_GUESTDBG_USE_HW_BP) { | |
ae675ef0 JK |
9797 | for (i = 0; i < KVM_NR_DB_REGS; ++i) |
9798 | vcpu->arch.eff_db[i] = dbg->arch.debugreg[i]; | |
c8639010 | 9799 | vcpu->arch.guest_debug_dr7 = dbg->arch.debugreg[7]; |
ae675ef0 JK |
9800 | } else { |
9801 | for (i = 0; i < KVM_NR_DB_REGS; i++) | |
9802 | vcpu->arch.eff_db[i] = vcpu->arch.db[i]; | |
ae675ef0 | 9803 | } |
c8639010 | 9804 | kvm_update_dr7(vcpu); |
ae675ef0 | 9805 | |
f92653ee JK |
9806 | if (vcpu->guest_debug & KVM_GUESTDBG_SINGLESTEP) |
9807 | vcpu->arch.singlestep_rip = kvm_rip_read(vcpu) + | |
9808 | get_segment_base(vcpu, VCPU_SREG_CS); | |
94fe45da | 9809 | |
91586a3b JK |
9810 | /* |
9811 | * Trigger an rflags update that will inject or remove the trace | |
9812 | * flags. | |
9813 | */ | |
9814 | kvm_set_rflags(vcpu, rflags); | |
b6c7a5dc | 9815 | |
6986982f | 9816 | kvm_x86_ops.update_exception_bitmap(vcpu); |
b6c7a5dc | 9817 | |
4f926bf2 | 9818 | r = 0; |
d0bfb940 | 9819 | |
2122ff5e | 9820 | out: |
66b56562 | 9821 | vcpu_put(vcpu); |
b6c7a5dc HB |
9822 | return r; |
9823 | } | |
9824 | ||
8b006791 ZX |
9825 | /* |
9826 | * Translate a guest virtual address to a guest physical address. | |
9827 | */ | |
9828 | int kvm_arch_vcpu_ioctl_translate(struct kvm_vcpu *vcpu, | |
9829 | struct kvm_translation *tr) | |
9830 | { | |
9831 | unsigned long vaddr = tr->linear_address; | |
9832 | gpa_t gpa; | |
f656ce01 | 9833 | int idx; |
8b006791 | 9834 | |
1da5b61d CD |
9835 | vcpu_load(vcpu); |
9836 | ||
f656ce01 | 9837 | idx = srcu_read_lock(&vcpu->kvm->srcu); |
1871c602 | 9838 | gpa = kvm_mmu_gva_to_gpa_system(vcpu, vaddr, NULL); |
f656ce01 | 9839 | srcu_read_unlock(&vcpu->kvm->srcu, idx); |
8b006791 ZX |
9840 | tr->physical_address = gpa; |
9841 | tr->valid = gpa != UNMAPPED_GVA; | |
9842 | tr->writeable = 1; | |
9843 | tr->usermode = 0; | |
8b006791 | 9844 | |
1da5b61d | 9845 | vcpu_put(vcpu); |
8b006791 ZX |
9846 | return 0; |
9847 | } | |
9848 | ||
d0752060 HB |
9849 | int kvm_arch_vcpu_ioctl_get_fpu(struct kvm_vcpu *vcpu, struct kvm_fpu *fpu) |
9850 | { | |
1393123e | 9851 | struct fxregs_state *fxsave; |
d0752060 | 9852 | |
ed02b213 TL |
9853 | if (!vcpu->arch.guest_fpu) |
9854 | return 0; | |
9855 | ||
1393123e | 9856 | vcpu_load(vcpu); |
d0752060 | 9857 | |
b666a4b6 | 9858 | fxsave = &vcpu->arch.guest_fpu->state.fxsave; |
d0752060 HB |
9859 | memcpy(fpu->fpr, fxsave->st_space, 128); |
9860 | fpu->fcw = fxsave->cwd; | |
9861 | fpu->fsw = fxsave->swd; | |
9862 | fpu->ftwx = fxsave->twd; | |
9863 | fpu->last_opcode = fxsave->fop; | |
9864 | fpu->last_ip = fxsave->rip; | |
9865 | fpu->last_dp = fxsave->rdp; | |
0e96f31e | 9866 | memcpy(fpu->xmm, fxsave->xmm_space, sizeof(fxsave->xmm_space)); |
d0752060 | 9867 | |
1393123e | 9868 | vcpu_put(vcpu); |
d0752060 HB |
9869 | return 0; |
9870 | } | |
9871 | ||
9872 | int kvm_arch_vcpu_ioctl_set_fpu(struct kvm_vcpu *vcpu, struct kvm_fpu *fpu) | |
9873 | { | |
6a96bc7f CD |
9874 | struct fxregs_state *fxsave; |
9875 | ||
ed02b213 TL |
9876 | if (!vcpu->arch.guest_fpu) |
9877 | return 0; | |
9878 | ||
6a96bc7f CD |
9879 | vcpu_load(vcpu); |
9880 | ||
b666a4b6 | 9881 | fxsave = &vcpu->arch.guest_fpu->state.fxsave; |
d0752060 | 9882 | |
d0752060 HB |
9883 | memcpy(fxsave->st_space, fpu->fpr, 128); |
9884 | fxsave->cwd = fpu->fcw; | |
9885 | fxsave->swd = fpu->fsw; | |
9886 | fxsave->twd = fpu->ftwx; | |
9887 | fxsave->fop = fpu->last_opcode; | |
9888 | fxsave->rip = fpu->last_ip; | |
9889 | fxsave->rdp = fpu->last_dp; | |
0e96f31e | 9890 | memcpy(fxsave->xmm_space, fpu->xmm, sizeof(fxsave->xmm_space)); |
d0752060 | 9891 | |
6a96bc7f | 9892 | vcpu_put(vcpu); |
d0752060 HB |
9893 | return 0; |
9894 | } | |
9895 | ||
01643c51 KH |
9896 | static void store_regs(struct kvm_vcpu *vcpu) |
9897 | { | |
9898 | BUILD_BUG_ON(sizeof(struct kvm_sync_regs) > SYNC_REGS_SIZE_BYTES); | |
9899 | ||
9900 | if (vcpu->run->kvm_valid_regs & KVM_SYNC_X86_REGS) | |
9901 | __get_regs(vcpu, &vcpu->run->s.regs.regs); | |
9902 | ||
9903 | if (vcpu->run->kvm_valid_regs & KVM_SYNC_X86_SREGS) | |
9904 | __get_sregs(vcpu, &vcpu->run->s.regs.sregs); | |
9905 | ||
9906 | if (vcpu->run->kvm_valid_regs & KVM_SYNC_X86_EVENTS) | |
9907 | kvm_vcpu_ioctl_x86_get_vcpu_events( | |
9908 | vcpu, &vcpu->run->s.regs.events); | |
9909 | } | |
9910 | ||
9911 | static int sync_regs(struct kvm_vcpu *vcpu) | |
9912 | { | |
9913 | if (vcpu->run->kvm_dirty_regs & ~KVM_SYNC_X86_VALID_FIELDS) | |
9914 | return -EINVAL; | |
9915 | ||
9916 | if (vcpu->run->kvm_dirty_regs & KVM_SYNC_X86_REGS) { | |
9917 | __set_regs(vcpu, &vcpu->run->s.regs.regs); | |
9918 | vcpu->run->kvm_dirty_regs &= ~KVM_SYNC_X86_REGS; | |
9919 | } | |
9920 | if (vcpu->run->kvm_dirty_regs & KVM_SYNC_X86_SREGS) { | |
9921 | if (__set_sregs(vcpu, &vcpu->run->s.regs.sregs)) | |
9922 | return -EINVAL; | |
9923 | vcpu->run->kvm_dirty_regs &= ~KVM_SYNC_X86_SREGS; | |
9924 | } | |
9925 | if (vcpu->run->kvm_dirty_regs & KVM_SYNC_X86_EVENTS) { | |
9926 | if (kvm_vcpu_ioctl_x86_set_vcpu_events( | |
9927 | vcpu, &vcpu->run->s.regs.events)) | |
9928 | return -EINVAL; | |
9929 | vcpu->run->kvm_dirty_regs &= ~KVM_SYNC_X86_EVENTS; | |
9930 | } | |
9931 | ||
9932 | return 0; | |
9933 | } | |
9934 | ||
0ee6a517 | 9935 | static void fx_init(struct kvm_vcpu *vcpu) |
d0752060 | 9936 | { |
ed02b213 TL |
9937 | if (!vcpu->arch.guest_fpu) |
9938 | return; | |
9939 | ||
b666a4b6 | 9940 | fpstate_init(&vcpu->arch.guest_fpu->state); |
782511b0 | 9941 | if (boot_cpu_has(X86_FEATURE_XSAVES)) |
b666a4b6 | 9942 | vcpu->arch.guest_fpu->state.xsave.header.xcomp_bv = |
df1daba7 | 9943 | host_xcr0 | XSTATE_COMPACTION_ENABLED; |
d0752060 | 9944 | |
2acf923e DC |
9945 | /* |
9946 | * Ensure guest xcr0 is valid for loading | |
9947 | */ | |
d91cab78 | 9948 | vcpu->arch.xcr0 = XFEATURE_MASK_FP; |
2acf923e | 9949 | |
ad312c7c | 9950 | vcpu->arch.cr0 |= X86_CR0_ET; |
d0752060 | 9951 | } |
d0752060 | 9952 | |
ed02b213 TL |
9953 | void kvm_free_guest_fpu(struct kvm_vcpu *vcpu) |
9954 | { | |
9955 | if (vcpu->arch.guest_fpu) { | |
9956 | kmem_cache_free(x86_fpu_cache, vcpu->arch.guest_fpu); | |
9957 | vcpu->arch.guest_fpu = NULL; | |
9958 | } | |
9959 | } | |
9960 | EXPORT_SYMBOL_GPL(kvm_free_guest_fpu); | |
9961 | ||
897cc38e | 9962 | int kvm_arch_vcpu_precreate(struct kvm *kvm, unsigned int id) |
e9b11c17 | 9963 | { |
897cc38e SC |
9964 | if (kvm_check_tsc_unstable() && atomic_read(&kvm->online_vcpus) != 0) |
9965 | pr_warn_once("kvm: SMP vm created on host with unstable TSC; " | |
9966 | "guest TSC will not be reliable\n"); | |
7f1ea208 | 9967 | |
897cc38e | 9968 | return 0; |
e9b11c17 ZX |
9969 | } |
9970 | ||
e529ef66 | 9971 | int kvm_arch_vcpu_create(struct kvm_vcpu *vcpu) |
e9b11c17 | 9972 | { |
95a0d01e SC |
9973 | struct page *page; |
9974 | int r; | |
c447e76b | 9975 | |
95a0d01e SC |
9976 | if (!irqchip_in_kernel(vcpu->kvm) || kvm_vcpu_is_reset_bsp(vcpu)) |
9977 | vcpu->arch.mp_state = KVM_MP_STATE_RUNNABLE; | |
9978 | else | |
9979 | vcpu->arch.mp_state = KVM_MP_STATE_UNINITIALIZED; | |
c447e76b | 9980 | |
95a0d01e | 9981 | kvm_set_tsc_khz(vcpu, max_tsc_khz); |
c447e76b | 9982 | |
95a0d01e SC |
9983 | r = kvm_mmu_create(vcpu); |
9984 | if (r < 0) | |
9985 | return r; | |
9986 | ||
9987 | if (irqchip_in_kernel(vcpu->kvm)) { | |
95a0d01e SC |
9988 | r = kvm_create_lapic(vcpu, lapic_timer_advance_ns); |
9989 | if (r < 0) | |
9990 | goto fail_mmu_destroy; | |
4e19c36f SS |
9991 | if (kvm_apicv_activated(vcpu->kvm)) |
9992 | vcpu->arch.apicv_active = true; | |
95a0d01e SC |
9993 | } else |
9994 | static_key_slow_inc(&kvm_no_apic_vcpu); | |
9995 | ||
9996 | r = -ENOMEM; | |
9997 | ||
93bb59ca | 9998 | page = alloc_page(GFP_KERNEL_ACCOUNT | __GFP_ZERO); |
95a0d01e SC |
9999 | if (!page) |
10000 | goto fail_free_lapic; | |
10001 | vcpu->arch.pio_data = page_address(page); | |
10002 | ||
10003 | vcpu->arch.mce_banks = kzalloc(KVM_MAX_MCE_BANKS * sizeof(u64) * 4, | |
10004 | GFP_KERNEL_ACCOUNT); | |
10005 | if (!vcpu->arch.mce_banks) | |
10006 | goto fail_free_pio_data; | |
10007 | vcpu->arch.mcg_cap = KVM_MAX_MCE_BANKS; | |
10008 | ||
10009 | if (!zalloc_cpumask_var(&vcpu->arch.wbinvd_dirty_mask, | |
10010 | GFP_KERNEL_ACCOUNT)) | |
10011 | goto fail_free_mce_banks; | |
10012 | ||
c9b8b07c SC |
10013 | if (!alloc_emulate_ctxt(vcpu)) |
10014 | goto free_wbinvd_dirty_mask; | |
10015 | ||
95a0d01e SC |
10016 | vcpu->arch.user_fpu = kmem_cache_zalloc(x86_fpu_cache, |
10017 | GFP_KERNEL_ACCOUNT); | |
10018 | if (!vcpu->arch.user_fpu) { | |
10019 | pr_err("kvm: failed to allocate userspace's fpu\n"); | |
c9b8b07c | 10020 | goto free_emulate_ctxt; |
95a0d01e SC |
10021 | } |
10022 | ||
10023 | vcpu->arch.guest_fpu = kmem_cache_zalloc(x86_fpu_cache, | |
10024 | GFP_KERNEL_ACCOUNT); | |
10025 | if (!vcpu->arch.guest_fpu) { | |
10026 | pr_err("kvm: failed to allocate vcpu's fpu\n"); | |
10027 | goto free_user_fpu; | |
10028 | } | |
10029 | fx_init(vcpu); | |
10030 | ||
95a0d01e SC |
10031 | vcpu->arch.maxphyaddr = cpuid_query_maxphyaddr(vcpu); |
10032 | ||
10033 | vcpu->arch.pat = MSR_IA32_CR_PAT_DEFAULT; | |
10034 | ||
10035 | kvm_async_pf_hash_reset(vcpu); | |
10036 | kvm_pmu_init(vcpu); | |
10037 | ||
10038 | vcpu->arch.pending_external_vector = -1; | |
10039 | vcpu->arch.preempted_in_kernel = false; | |
10040 | ||
10041 | kvm_hv_vcpu_init(vcpu); | |
10042 | ||
afaf0b2f | 10043 | r = kvm_x86_ops.vcpu_create(vcpu); |
95a0d01e SC |
10044 | if (r) |
10045 | goto free_guest_fpu; | |
e9b11c17 | 10046 | |
0cf9135b | 10047 | vcpu->arch.arch_capabilities = kvm_get_arch_capabilities(); |
e53d88af | 10048 | vcpu->arch.msr_platform_info = MSR_PLATFORM_INFO_CPUID_FAULT; |
19efffa2 | 10049 | kvm_vcpu_mtrr_init(vcpu); |
ec7660cc | 10050 | vcpu_load(vcpu); |
d28bc9dd | 10051 | kvm_vcpu_reset(vcpu, false); |
e1732991 | 10052 | kvm_init_mmu(vcpu, false); |
e9b11c17 | 10053 | vcpu_put(vcpu); |
ec7660cc | 10054 | return 0; |
95a0d01e SC |
10055 | |
10056 | free_guest_fpu: | |
ed02b213 | 10057 | kvm_free_guest_fpu(vcpu); |
95a0d01e SC |
10058 | free_user_fpu: |
10059 | kmem_cache_free(x86_fpu_cache, vcpu->arch.user_fpu); | |
c9b8b07c SC |
10060 | free_emulate_ctxt: |
10061 | kmem_cache_free(x86_emulator_cache, vcpu->arch.emulate_ctxt); | |
95a0d01e SC |
10062 | free_wbinvd_dirty_mask: |
10063 | free_cpumask_var(vcpu->arch.wbinvd_dirty_mask); | |
10064 | fail_free_mce_banks: | |
10065 | kfree(vcpu->arch.mce_banks); | |
10066 | fail_free_pio_data: | |
10067 | free_page((unsigned long)vcpu->arch.pio_data); | |
10068 | fail_free_lapic: | |
10069 | kvm_free_lapic(vcpu); | |
10070 | fail_mmu_destroy: | |
10071 | kvm_mmu_destroy(vcpu); | |
10072 | return r; | |
e9b11c17 ZX |
10073 | } |
10074 | ||
31928aa5 | 10075 | void kvm_arch_vcpu_postcreate(struct kvm_vcpu *vcpu) |
42897d86 | 10076 | { |
332967a3 | 10077 | struct kvm *kvm = vcpu->kvm; |
42897d86 | 10078 | |
d3457c87 RK |
10079 | kvm_hv_vcpu_postcreate(vcpu); |
10080 | ||
ec7660cc | 10081 | if (mutex_lock_killable(&vcpu->mutex)) |
31928aa5 | 10082 | return; |
ec7660cc | 10083 | vcpu_load(vcpu); |
0c899c25 | 10084 | kvm_synchronize_tsc(vcpu, 0); |
42897d86 | 10085 | vcpu_put(vcpu); |
2d5ba19b MT |
10086 | |
10087 | /* poll control enabled by default */ | |
10088 | vcpu->arch.msr_kvm_poll_control = 1; | |
10089 | ||
ec7660cc | 10090 | mutex_unlock(&vcpu->mutex); |
42897d86 | 10091 | |
b34de572 WL |
10092 | if (kvmclock_periodic_sync && vcpu->vcpu_idx == 0) |
10093 | schedule_delayed_work(&kvm->arch.kvmclock_sync_work, | |
10094 | KVMCLOCK_SYNC_PERIOD); | |
42897d86 MT |
10095 | } |
10096 | ||
d40ccc62 | 10097 | void kvm_arch_vcpu_destroy(struct kvm_vcpu *vcpu) |
e9b11c17 | 10098 | { |
4cbc418a | 10099 | struct gfn_to_pfn_cache *cache = &vcpu->arch.st.cache; |
95a0d01e | 10100 | int idx; |
344d9588 | 10101 | |
4cbc418a PB |
10102 | kvm_release_pfn(cache->pfn, cache->dirty, cache); |
10103 | ||
50b143e1 | 10104 | kvmclock_reset(vcpu); |
e9b11c17 | 10105 | |
afaf0b2f | 10106 | kvm_x86_ops.vcpu_free(vcpu); |
50b143e1 | 10107 | |
c9b8b07c | 10108 | kmem_cache_free(x86_emulator_cache, vcpu->arch.emulate_ctxt); |
50b143e1 SC |
10109 | free_cpumask_var(vcpu->arch.wbinvd_dirty_mask); |
10110 | kmem_cache_free(x86_fpu_cache, vcpu->arch.user_fpu); | |
ed02b213 | 10111 | kvm_free_guest_fpu(vcpu); |
95a0d01e SC |
10112 | |
10113 | kvm_hv_vcpu_uninit(vcpu); | |
10114 | kvm_pmu_destroy(vcpu); | |
10115 | kfree(vcpu->arch.mce_banks); | |
10116 | kvm_free_lapic(vcpu); | |
10117 | idx = srcu_read_lock(&vcpu->kvm->srcu); | |
10118 | kvm_mmu_destroy(vcpu); | |
10119 | srcu_read_unlock(&vcpu->kvm->srcu, idx); | |
10120 | free_page((unsigned long)vcpu->arch.pio_data); | |
255cbecf | 10121 | kvfree(vcpu->arch.cpuid_entries); |
95a0d01e SC |
10122 | if (!lapic_in_kernel(vcpu)) |
10123 | static_key_slow_dec(&kvm_no_apic_vcpu); | |
e9b11c17 ZX |
10124 | } |
10125 | ||
d28bc9dd | 10126 | void kvm_vcpu_reset(struct kvm_vcpu *vcpu, bool init_event) |
e9b11c17 | 10127 | { |
b7e31be3 RK |
10128 | kvm_lapic_reset(vcpu, init_event); |
10129 | ||
e69fab5d PB |
10130 | vcpu->arch.hflags = 0; |
10131 | ||
c43203ca | 10132 | vcpu->arch.smi_pending = 0; |
52797bf9 | 10133 | vcpu->arch.smi_count = 0; |
7460fb4a AK |
10134 | atomic_set(&vcpu->arch.nmi_queued, 0); |
10135 | vcpu->arch.nmi_pending = 0; | |
448fa4a9 | 10136 | vcpu->arch.nmi_injected = false; |
5f7552d4 NA |
10137 | kvm_clear_interrupt_queue(vcpu); |
10138 | kvm_clear_exception_queue(vcpu); | |
448fa4a9 | 10139 | |
42dbaa5a | 10140 | memset(vcpu->arch.db, 0, sizeof(vcpu->arch.db)); |
ae561ede | 10141 | kvm_update_dr0123(vcpu); |
9a3ecd5e | 10142 | vcpu->arch.dr6 = DR6_ACTIVE_LOW; |
42dbaa5a | 10143 | vcpu->arch.dr7 = DR7_FIXED_1; |
c8639010 | 10144 | kvm_update_dr7(vcpu); |
42dbaa5a | 10145 | |
1119022c NA |
10146 | vcpu->arch.cr2 = 0; |
10147 | ||
3842d135 | 10148 | kvm_make_request(KVM_REQ_EVENT, vcpu); |
2635b5c4 VK |
10149 | vcpu->arch.apf.msr_en_val = 0; |
10150 | vcpu->arch.apf.msr_int_val = 0; | |
c9aaa895 | 10151 | vcpu->arch.st.msr_val = 0; |
3842d135 | 10152 | |
12f9a48f GC |
10153 | kvmclock_reset(vcpu); |
10154 | ||
af585b92 GN |
10155 | kvm_clear_async_pf_completion_queue(vcpu); |
10156 | kvm_async_pf_hash_reset(vcpu); | |
10157 | vcpu->arch.apf.halted = false; | |
3842d135 | 10158 | |
ed02b213 | 10159 | if (vcpu->arch.guest_fpu && kvm_mpx_supported()) { |
a554d207 WL |
10160 | void *mpx_state_buffer; |
10161 | ||
10162 | /* | |
10163 | * To avoid have the INIT path from kvm_apic_has_events() that be | |
10164 | * called with loaded FPU and does not let userspace fix the state. | |
10165 | */ | |
f775b13e RR |
10166 | if (init_event) |
10167 | kvm_put_guest_fpu(vcpu); | |
b666a4b6 | 10168 | mpx_state_buffer = get_xsave_addr(&vcpu->arch.guest_fpu->state.xsave, |
abd16d68 | 10169 | XFEATURE_BNDREGS); |
a554d207 WL |
10170 | if (mpx_state_buffer) |
10171 | memset(mpx_state_buffer, 0, sizeof(struct mpx_bndreg_state)); | |
b666a4b6 | 10172 | mpx_state_buffer = get_xsave_addr(&vcpu->arch.guest_fpu->state.xsave, |
abd16d68 | 10173 | XFEATURE_BNDCSR); |
a554d207 WL |
10174 | if (mpx_state_buffer) |
10175 | memset(mpx_state_buffer, 0, sizeof(struct mpx_bndcsr)); | |
f775b13e RR |
10176 | if (init_event) |
10177 | kvm_load_guest_fpu(vcpu); | |
a554d207 WL |
10178 | } |
10179 | ||
64d60670 | 10180 | if (!init_event) { |
d28bc9dd | 10181 | kvm_pmu_reset(vcpu); |
64d60670 | 10182 | vcpu->arch.smbase = 0x30000; |
db2336a8 | 10183 | |
db2336a8 | 10184 | vcpu->arch.msr_misc_features_enables = 0; |
a554d207 WL |
10185 | |
10186 | vcpu->arch.xcr0 = XFEATURE_MASK_FP; | |
64d60670 | 10187 | } |
f5132b01 | 10188 | |
66f7b72e JS |
10189 | memset(vcpu->arch.regs, 0, sizeof(vcpu->arch.regs)); |
10190 | vcpu->arch.regs_avail = ~0; | |
10191 | vcpu->arch.regs_dirty = ~0; | |
10192 | ||
a554d207 WL |
10193 | vcpu->arch.ia32_xss = 0; |
10194 | ||
afaf0b2f | 10195 | kvm_x86_ops.vcpu_reset(vcpu, init_event); |
e9b11c17 ZX |
10196 | } |
10197 | ||
2b4a273b | 10198 | void kvm_vcpu_deliver_sipi_vector(struct kvm_vcpu *vcpu, u8 vector) |
66450a21 JK |
10199 | { |
10200 | struct kvm_segment cs; | |
10201 | ||
10202 | kvm_get_segment(vcpu, &cs, VCPU_SREG_CS); | |
10203 | cs.selector = vector << 8; | |
10204 | cs.base = vector << 12; | |
10205 | kvm_set_segment(vcpu, &cs, VCPU_SREG_CS); | |
10206 | kvm_rip_write(vcpu, 0); | |
e9b11c17 | 10207 | } |
647daca2 | 10208 | EXPORT_SYMBOL_GPL(kvm_vcpu_deliver_sipi_vector); |
e9b11c17 | 10209 | |
13a34e06 | 10210 | int kvm_arch_hardware_enable(void) |
e9b11c17 | 10211 | { |
ca84d1a2 ZA |
10212 | struct kvm *kvm; |
10213 | struct kvm_vcpu *vcpu; | |
10214 | int i; | |
0dd6a6ed ZA |
10215 | int ret; |
10216 | u64 local_tsc; | |
10217 | u64 max_tsc = 0; | |
10218 | bool stable, backwards_tsc = false; | |
18863bdd | 10219 | |
7e34fbd0 | 10220 | kvm_user_return_msr_cpu_online(); |
afaf0b2f | 10221 | ret = kvm_x86_ops.hardware_enable(); |
0dd6a6ed ZA |
10222 | if (ret != 0) |
10223 | return ret; | |
10224 | ||
4ea1636b | 10225 | local_tsc = rdtsc(); |
b0c39dc6 | 10226 | stable = !kvm_check_tsc_unstable(); |
0dd6a6ed ZA |
10227 | list_for_each_entry(kvm, &vm_list, vm_list) { |
10228 | kvm_for_each_vcpu(i, vcpu, kvm) { | |
10229 | if (!stable && vcpu->cpu == smp_processor_id()) | |
105b21bb | 10230 | kvm_make_request(KVM_REQ_CLOCK_UPDATE, vcpu); |
0dd6a6ed ZA |
10231 | if (stable && vcpu->arch.last_host_tsc > local_tsc) { |
10232 | backwards_tsc = true; | |
10233 | if (vcpu->arch.last_host_tsc > max_tsc) | |
10234 | max_tsc = vcpu->arch.last_host_tsc; | |
10235 | } | |
10236 | } | |
10237 | } | |
10238 | ||
10239 | /* | |
10240 | * Sometimes, even reliable TSCs go backwards. This happens on | |
10241 | * platforms that reset TSC during suspend or hibernate actions, but | |
10242 | * maintain synchronization. We must compensate. Fortunately, we can | |
10243 | * detect that condition here, which happens early in CPU bringup, | |
10244 | * before any KVM threads can be running. Unfortunately, we can't | |
10245 | * bring the TSCs fully up to date with real time, as we aren't yet far | |
10246 | * enough into CPU bringup that we know how much real time has actually | |
9285ec4c | 10247 | * elapsed; our helper function, ktime_get_boottime_ns() will be using boot |
0dd6a6ed ZA |
10248 | * variables that haven't been updated yet. |
10249 | * | |
10250 | * So we simply find the maximum observed TSC above, then record the | |
10251 | * adjustment to TSC in each VCPU. When the VCPU later gets loaded, | |
10252 | * the adjustment will be applied. Note that we accumulate | |
10253 | * adjustments, in case multiple suspend cycles happen before some VCPU | |
10254 | * gets a chance to run again. In the event that no KVM threads get a | |
10255 | * chance to run, we will miss the entire elapsed period, as we'll have | |
10256 | * reset last_host_tsc, so VCPUs will not have the TSC adjusted and may | |
10257 | * loose cycle time. This isn't too big a deal, since the loss will be | |
10258 | * uniform across all VCPUs (not to mention the scenario is extremely | |
10259 | * unlikely). It is possible that a second hibernate recovery happens | |
10260 | * much faster than a first, causing the observed TSC here to be | |
10261 | * smaller; this would require additional padding adjustment, which is | |
10262 | * why we set last_host_tsc to the local tsc observed here. | |
10263 | * | |
10264 | * N.B. - this code below runs only on platforms with reliable TSC, | |
10265 | * as that is the only way backwards_tsc is set above. Also note | |
10266 | * that this runs for ALL vcpus, which is not a bug; all VCPUs should | |
10267 | * have the same delta_cyc adjustment applied if backwards_tsc | |
10268 | * is detected. Note further, this adjustment is only done once, | |
10269 | * as we reset last_host_tsc on all VCPUs to stop this from being | |
10270 | * called multiple times (one for each physical CPU bringup). | |
10271 | * | |
4a969980 | 10272 | * Platforms with unreliable TSCs don't have to deal with this, they |
0dd6a6ed ZA |
10273 | * will be compensated by the logic in vcpu_load, which sets the TSC to |
10274 | * catchup mode. This will catchup all VCPUs to real time, but cannot | |
10275 | * guarantee that they stay in perfect synchronization. | |
10276 | */ | |
10277 | if (backwards_tsc) { | |
10278 | u64 delta_cyc = max_tsc - local_tsc; | |
10279 | list_for_each_entry(kvm, &vm_list, vm_list) { | |
a826faf1 | 10280 | kvm->arch.backwards_tsc_observed = true; |
0dd6a6ed ZA |
10281 | kvm_for_each_vcpu(i, vcpu, kvm) { |
10282 | vcpu->arch.tsc_offset_adjustment += delta_cyc; | |
10283 | vcpu->arch.last_host_tsc = local_tsc; | |
105b21bb | 10284 | kvm_make_request(KVM_REQ_MASTERCLOCK_UPDATE, vcpu); |
0dd6a6ed ZA |
10285 | } |
10286 | ||
10287 | /* | |
10288 | * We have to disable TSC offset matching.. if you were | |
10289 | * booting a VM while issuing an S4 host suspend.... | |
10290 | * you may have some problem. Solving this issue is | |
10291 | * left as an exercise to the reader. | |
10292 | */ | |
10293 | kvm->arch.last_tsc_nsec = 0; | |
10294 | kvm->arch.last_tsc_write = 0; | |
10295 | } | |
10296 | ||
10297 | } | |
10298 | return 0; | |
e9b11c17 ZX |
10299 | } |
10300 | ||
13a34e06 | 10301 | void kvm_arch_hardware_disable(void) |
e9b11c17 | 10302 | { |
afaf0b2f | 10303 | kvm_x86_ops.hardware_disable(); |
13a34e06 | 10304 | drop_user_return_notifiers(); |
e9b11c17 ZX |
10305 | } |
10306 | ||
b9904085 | 10307 | int kvm_arch_hardware_setup(void *opaque) |
e9b11c17 | 10308 | { |
d008dfdb | 10309 | struct kvm_x86_init_ops *ops = opaque; |
9e9c3fe4 NA |
10310 | int r; |
10311 | ||
91661989 SC |
10312 | rdmsrl_safe(MSR_EFER, &host_efer); |
10313 | ||
408e9a31 PB |
10314 | if (boot_cpu_has(X86_FEATURE_XSAVES)) |
10315 | rdmsrl(MSR_IA32_XSS, host_xss); | |
10316 | ||
d008dfdb | 10317 | r = ops->hardware_setup(); |
9e9c3fe4 NA |
10318 | if (r != 0) |
10319 | return r; | |
10320 | ||
afaf0b2f | 10321 | memcpy(&kvm_x86_ops, ops->runtime_ops, sizeof(kvm_x86_ops)); |
69c6f69a | 10322 | |
408e9a31 PB |
10323 | if (!kvm_cpu_cap_has(X86_FEATURE_XSAVES)) |
10324 | supported_xss = 0; | |
10325 | ||
139f7425 PB |
10326 | #define __kvm_cpu_cap_has(UNUSED_, f) kvm_cpu_cap_has(f) |
10327 | cr4_reserved_bits = __cr4_reserved_bits(__kvm_cpu_cap_has, UNUSED_); | |
10328 | #undef __kvm_cpu_cap_has | |
b11306b5 | 10329 | |
35181e86 HZ |
10330 | if (kvm_has_tsc_control) { |
10331 | /* | |
10332 | * Make sure the user can only configure tsc_khz values that | |
10333 | * fit into a signed integer. | |
273ba457 | 10334 | * A min value is not calculated because it will always |
35181e86 HZ |
10335 | * be 1 on all machines. |
10336 | */ | |
10337 | u64 max = min(0x7fffffffULL, | |
10338 | __scale_tsc(kvm_max_tsc_scaling_ratio, tsc_khz)); | |
10339 | kvm_max_guest_tsc_khz = max; | |
10340 | ||
ad721883 | 10341 | kvm_default_tsc_scaling_ratio = 1ULL << kvm_tsc_scaling_ratio_frac_bits; |
35181e86 | 10342 | } |
ad721883 | 10343 | |
9e9c3fe4 NA |
10344 | kvm_init_msr_list(); |
10345 | return 0; | |
e9b11c17 ZX |
10346 | } |
10347 | ||
10348 | void kvm_arch_hardware_unsetup(void) | |
10349 | { | |
afaf0b2f | 10350 | kvm_x86_ops.hardware_unsetup(); |
e9b11c17 ZX |
10351 | } |
10352 | ||
b9904085 | 10353 | int kvm_arch_check_processor_compat(void *opaque) |
e9b11c17 | 10354 | { |
f1cdecf5 | 10355 | struct cpuinfo_x86 *c = &cpu_data(smp_processor_id()); |
d008dfdb | 10356 | struct kvm_x86_init_ops *ops = opaque; |
f1cdecf5 SC |
10357 | |
10358 | WARN_ON(!irqs_disabled()); | |
10359 | ||
139f7425 PB |
10360 | if (__cr4_reserved_bits(cpu_has, c) != |
10361 | __cr4_reserved_bits(cpu_has, &boot_cpu_data)) | |
f1cdecf5 SC |
10362 | return -EIO; |
10363 | ||
d008dfdb | 10364 | return ops->check_processor_compatibility(); |
d71ba788 PB |
10365 | } |
10366 | ||
10367 | bool kvm_vcpu_is_reset_bsp(struct kvm_vcpu *vcpu) | |
10368 | { | |
10369 | return vcpu->kvm->arch.bsp_vcpu_id == vcpu->vcpu_id; | |
10370 | } | |
10371 | EXPORT_SYMBOL_GPL(kvm_vcpu_is_reset_bsp); | |
10372 | ||
10373 | bool kvm_vcpu_is_bsp(struct kvm_vcpu *vcpu) | |
10374 | { | |
10375 | return (vcpu->arch.apic_base & MSR_IA32_APICBASE_BSP) != 0; | |
e9b11c17 ZX |
10376 | } |
10377 | ||
54e9818f | 10378 | struct static_key kvm_no_apic_vcpu __read_mostly; |
bce87cce | 10379 | EXPORT_SYMBOL_GPL(kvm_no_apic_vcpu); |
54e9818f | 10380 | |
e790d9ef RK |
10381 | void kvm_arch_sched_in(struct kvm_vcpu *vcpu, int cpu) |
10382 | { | |
b35e5548 LX |
10383 | struct kvm_pmu *pmu = vcpu_to_pmu(vcpu); |
10384 | ||
c595ceee | 10385 | vcpu->arch.l1tf_flush_l1d = true; |
b35e5548 LX |
10386 | if (pmu->version && unlikely(pmu->event_count)) { |
10387 | pmu->need_cleanup = true; | |
10388 | kvm_make_request(KVM_REQ_PMU, vcpu); | |
10389 | } | |
afaf0b2f | 10390 | kvm_x86_ops.sched_in(vcpu, cpu); |
e790d9ef RK |
10391 | } |
10392 | ||
562b6b08 SC |
10393 | void kvm_arch_free_vm(struct kvm *kvm) |
10394 | { | |
10395 | kfree(kvm->arch.hyperv.hv_pa_pg); | |
10396 | vfree(kvm); | |
e790d9ef RK |
10397 | } |
10398 | ||
562b6b08 | 10399 | |
e08b9637 | 10400 | int kvm_arch_init_vm(struct kvm *kvm, unsigned long type) |
d19a9cd2 | 10401 | { |
e08b9637 CO |
10402 | if (type) |
10403 | return -EINVAL; | |
10404 | ||
6ef768fa | 10405 | INIT_HLIST_HEAD(&kvm->arch.mask_notifier_list); |
f05e70ac | 10406 | INIT_LIST_HEAD(&kvm->arch.active_mmu_pages); |
10605204 | 10407 | INIT_LIST_HEAD(&kvm->arch.zapped_obsolete_pages); |
1aa9b957 | 10408 | INIT_LIST_HEAD(&kvm->arch.lpage_disallowed_mmu_pages); |
4d5c5d0f | 10409 | INIT_LIST_HEAD(&kvm->arch.assigned_dev_head); |
e0f0bbc5 | 10410 | atomic_set(&kvm->arch.noncoherent_dma_count, 0); |
d19a9cd2 | 10411 | |
5550af4d SY |
10412 | /* Reserve bit 0 of irq_sources_bitmap for userspace irq source */ |
10413 | set_bit(KVM_USERSPACE_IRQ_SOURCE_ID, &kvm->arch.irq_sources_bitmap); | |
7a84428a AW |
10414 | /* Reserve bit 1 of irq_sources_bitmap for irqfd-resampler */ |
10415 | set_bit(KVM_IRQFD_RESAMPLE_IRQ_SOURCE_ID, | |
10416 | &kvm->arch.irq_sources_bitmap); | |
5550af4d | 10417 | |
038f8c11 | 10418 | raw_spin_lock_init(&kvm->arch.tsc_write_lock); |
1e08ec4a | 10419 | mutex_init(&kvm->arch.apic_map_lock); |
d828199e MT |
10420 | spin_lock_init(&kvm->arch.pvclock_gtod_sync_lock); |
10421 | ||
8171cd68 | 10422 | kvm->arch.kvmclock_offset = -get_kvmclock_base_ns(); |
d828199e | 10423 | pvclock_update_vm_gtod_copy(kvm); |
53f658b3 | 10424 | |
6fbbde9a DS |
10425 | kvm->arch.guest_can_read_msr_platform_info = true; |
10426 | ||
7e44e449 | 10427 | INIT_DELAYED_WORK(&kvm->arch.kvmclock_update_work, kvmclock_update_fn); |
332967a3 | 10428 | INIT_DELAYED_WORK(&kvm->arch.kvmclock_sync_work, kvmclock_sync_fn); |
7e44e449 | 10429 | |
cbc0236a | 10430 | kvm_hv_init_vm(kvm); |
0eb05bf2 | 10431 | kvm_page_track_init(kvm); |
13d268ca | 10432 | kvm_mmu_init_vm(kvm); |
0eb05bf2 | 10433 | |
afaf0b2f | 10434 | return kvm_x86_ops.vm_init(kvm); |
d19a9cd2 ZX |
10435 | } |
10436 | ||
1aa9b957 JS |
10437 | int kvm_arch_post_init_vm(struct kvm *kvm) |
10438 | { | |
10439 | return kvm_mmu_post_init_vm(kvm); | |
10440 | } | |
10441 | ||
d19a9cd2 ZX |
10442 | static void kvm_unload_vcpu_mmu(struct kvm_vcpu *vcpu) |
10443 | { | |
ec7660cc | 10444 | vcpu_load(vcpu); |
d19a9cd2 ZX |
10445 | kvm_mmu_unload(vcpu); |
10446 | vcpu_put(vcpu); | |
10447 | } | |
10448 | ||
10449 | static void kvm_free_vcpus(struct kvm *kvm) | |
10450 | { | |
10451 | unsigned int i; | |
988a2cae | 10452 | struct kvm_vcpu *vcpu; |
d19a9cd2 ZX |
10453 | |
10454 | /* | |
10455 | * Unpin any mmu pages first. | |
10456 | */ | |
af585b92 GN |
10457 | kvm_for_each_vcpu(i, vcpu, kvm) { |
10458 | kvm_clear_async_pf_completion_queue(vcpu); | |
988a2cae | 10459 | kvm_unload_vcpu_mmu(vcpu); |
af585b92 | 10460 | } |
988a2cae | 10461 | kvm_for_each_vcpu(i, vcpu, kvm) |
4543bdc0 | 10462 | kvm_vcpu_destroy(vcpu); |
988a2cae GN |
10463 | |
10464 | mutex_lock(&kvm->lock); | |
10465 | for (i = 0; i < atomic_read(&kvm->online_vcpus); i++) | |
10466 | kvm->vcpus[i] = NULL; | |
d19a9cd2 | 10467 | |
988a2cae GN |
10468 | atomic_set(&kvm->online_vcpus, 0); |
10469 | mutex_unlock(&kvm->lock); | |
d19a9cd2 ZX |
10470 | } |
10471 | ||
ad8ba2cd SY |
10472 | void kvm_arch_sync_events(struct kvm *kvm) |
10473 | { | |
332967a3 | 10474 | cancel_delayed_work_sync(&kvm->arch.kvmclock_sync_work); |
7e44e449 | 10475 | cancel_delayed_work_sync(&kvm->arch.kvmclock_update_work); |
aea924f6 | 10476 | kvm_free_pit(kvm); |
ad8ba2cd SY |
10477 | } |
10478 | ||
ff5a983c PX |
10479 | #define ERR_PTR_USR(e) ((void __user *)ERR_PTR(e)) |
10480 | ||
10481 | /** | |
10482 | * __x86_set_memory_region: Setup KVM internal memory slot | |
10483 | * | |
10484 | * @kvm: the kvm pointer to the VM. | |
10485 | * @id: the slot ID to setup. | |
10486 | * @gpa: the GPA to install the slot (unused when @size == 0). | |
10487 | * @size: the size of the slot. Set to zero to uninstall a slot. | |
10488 | * | |
10489 | * This function helps to setup a KVM internal memory slot. Specify | |
10490 | * @size > 0 to install a new slot, while @size == 0 to uninstall a | |
10491 | * slot. The return code can be one of the following: | |
10492 | * | |
10493 | * HVA: on success (uninstall will return a bogus HVA) | |
10494 | * -errno: on error | |
10495 | * | |
10496 | * The caller should always use IS_ERR() to check the return value | |
10497 | * before use. Note, the KVM internal memory slots are guaranteed to | |
10498 | * remain valid and unchanged until the VM is destroyed, i.e., the | |
10499 | * GPA->HVA translation will not change. However, the HVA is a user | |
10500 | * address, i.e. its accessibility is not guaranteed, and must be | |
10501 | * accessed via __copy_{to,from}_user(). | |
10502 | */ | |
10503 | void __user * __x86_set_memory_region(struct kvm *kvm, int id, gpa_t gpa, | |
10504 | u32 size) | |
9da0e4d5 PB |
10505 | { |
10506 | int i, r; | |
3f649ab7 | 10507 | unsigned long hva, old_npages; |
f0d648bd | 10508 | struct kvm_memslots *slots = kvm_memslots(kvm); |
0577d1ab | 10509 | struct kvm_memory_slot *slot; |
9da0e4d5 PB |
10510 | |
10511 | /* Called with kvm->slots_lock held. */ | |
1d8007bd | 10512 | if (WARN_ON(id >= KVM_MEM_SLOTS_NUM)) |
ff5a983c | 10513 | return ERR_PTR_USR(-EINVAL); |
9da0e4d5 | 10514 | |
f0d648bd PB |
10515 | slot = id_to_memslot(slots, id); |
10516 | if (size) { | |
0577d1ab | 10517 | if (slot && slot->npages) |
ff5a983c | 10518 | return ERR_PTR_USR(-EEXIST); |
f0d648bd PB |
10519 | |
10520 | /* | |
10521 | * MAP_SHARED to prevent internal slot pages from being moved | |
10522 | * by fork()/COW. | |
10523 | */ | |
10524 | hva = vm_mmap(NULL, 0, size, PROT_READ | PROT_WRITE, | |
10525 | MAP_SHARED | MAP_ANONYMOUS, 0); | |
10526 | if (IS_ERR((void *)hva)) | |
ff5a983c | 10527 | return (void __user *)hva; |
f0d648bd | 10528 | } else { |
0577d1ab | 10529 | if (!slot || !slot->npages) |
f0d648bd PB |
10530 | return 0; |
10531 | ||
0577d1ab | 10532 | old_npages = slot->npages; |
b66f9bab | 10533 | hva = slot->userspace_addr; |
f0d648bd PB |
10534 | } |
10535 | ||
9da0e4d5 | 10536 | for (i = 0; i < KVM_ADDRESS_SPACE_NUM; i++) { |
1d8007bd | 10537 | struct kvm_userspace_memory_region m; |
9da0e4d5 | 10538 | |
1d8007bd PB |
10539 | m.slot = id | (i << 16); |
10540 | m.flags = 0; | |
10541 | m.guest_phys_addr = gpa; | |
f0d648bd | 10542 | m.userspace_addr = hva; |
1d8007bd | 10543 | m.memory_size = size; |
9da0e4d5 PB |
10544 | r = __kvm_set_memory_region(kvm, &m); |
10545 | if (r < 0) | |
ff5a983c | 10546 | return ERR_PTR_USR(r); |
9da0e4d5 PB |
10547 | } |
10548 | ||
103c763c | 10549 | if (!size) |
0577d1ab | 10550 | vm_munmap(hva, old_npages * PAGE_SIZE); |
f0d648bd | 10551 | |
ff5a983c | 10552 | return (void __user *)hva; |
9da0e4d5 PB |
10553 | } |
10554 | EXPORT_SYMBOL_GPL(__x86_set_memory_region); | |
10555 | ||
1aa9b957 JS |
10556 | void kvm_arch_pre_destroy_vm(struct kvm *kvm) |
10557 | { | |
10558 | kvm_mmu_pre_destroy_vm(kvm); | |
10559 | } | |
10560 | ||
d19a9cd2 ZX |
10561 | void kvm_arch_destroy_vm(struct kvm *kvm) |
10562 | { | |
1a155254 AG |
10563 | u32 i; |
10564 | ||
27469d29 AH |
10565 | if (current->mm == kvm->mm) { |
10566 | /* | |
10567 | * Free memory regions allocated on behalf of userspace, | |
10568 | * unless the the memory map has changed due to process exit | |
10569 | * or fd copying. | |
10570 | */ | |
6a3c623b PX |
10571 | mutex_lock(&kvm->slots_lock); |
10572 | __x86_set_memory_region(kvm, APIC_ACCESS_PAGE_PRIVATE_MEMSLOT, | |
10573 | 0, 0); | |
10574 | __x86_set_memory_region(kvm, IDENTITY_PAGETABLE_PRIVATE_MEMSLOT, | |
10575 | 0, 0); | |
10576 | __x86_set_memory_region(kvm, TSS_PRIVATE_MEMSLOT, 0, 0); | |
10577 | mutex_unlock(&kvm->slots_lock); | |
27469d29 | 10578 | } |
afaf0b2f SC |
10579 | if (kvm_x86_ops.vm_destroy) |
10580 | kvm_x86_ops.vm_destroy(kvm); | |
1a155254 AG |
10581 | for (i = 0; i < kvm->arch.msr_filter.count; i++) |
10582 | kfree(kvm->arch.msr_filter.ranges[i].bitmap); | |
c761159c PX |
10583 | kvm_pic_destroy(kvm); |
10584 | kvm_ioapic_destroy(kvm); | |
d19a9cd2 | 10585 | kvm_free_vcpus(kvm); |
af1bae54 | 10586 | kvfree(rcu_dereference_check(kvm->arch.apic_map, 1)); |
66bb8a06 | 10587 | kfree(srcu_dereference_check(kvm->arch.pmu_event_filter, &kvm->srcu, 1)); |
13d268ca | 10588 | kvm_mmu_uninit_vm(kvm); |
2beb6dad | 10589 | kvm_page_track_cleanup(kvm); |
cbc0236a | 10590 | kvm_hv_destroy_vm(kvm); |
d19a9cd2 | 10591 | } |
0de10343 | 10592 | |
e96c81ee | 10593 | void kvm_arch_free_memslot(struct kvm *kvm, struct kvm_memory_slot *slot) |
db3fe4eb TY |
10594 | { |
10595 | int i; | |
10596 | ||
d89cc617 | 10597 | for (i = 0; i < KVM_NR_PAGE_SIZES; ++i) { |
e96c81ee SC |
10598 | kvfree(slot->arch.rmap[i]); |
10599 | slot->arch.rmap[i] = NULL; | |
10600 | ||
d89cc617 TY |
10601 | if (i == 0) |
10602 | continue; | |
10603 | ||
e96c81ee SC |
10604 | kvfree(slot->arch.lpage_info[i - 1]); |
10605 | slot->arch.lpage_info[i - 1] = NULL; | |
db3fe4eb | 10606 | } |
21ebbeda | 10607 | |
e96c81ee | 10608 | kvm_page_track_free_memslot(slot); |
db3fe4eb TY |
10609 | } |
10610 | ||
0dab98b7 SC |
10611 | static int kvm_alloc_memslot_metadata(struct kvm_memory_slot *slot, |
10612 | unsigned long npages) | |
db3fe4eb TY |
10613 | { |
10614 | int i; | |
10615 | ||
edd4fa37 SC |
10616 | /* |
10617 | * Clear out the previous array pointers for the KVM_MR_MOVE case. The | |
10618 | * old arrays will be freed by __kvm_set_memory_region() if installing | |
10619 | * the new memslot is successful. | |
10620 | */ | |
10621 | memset(&slot->arch, 0, sizeof(slot->arch)); | |
10622 | ||
d89cc617 | 10623 | for (i = 0; i < KVM_NR_PAGE_SIZES; ++i) { |
92f94f1e | 10624 | struct kvm_lpage_info *linfo; |
db3fe4eb TY |
10625 | unsigned long ugfn; |
10626 | int lpages; | |
d89cc617 | 10627 | int level = i + 1; |
db3fe4eb TY |
10628 | |
10629 | lpages = gfn_to_index(slot->base_gfn + npages - 1, | |
10630 | slot->base_gfn, level) + 1; | |
10631 | ||
d89cc617 | 10632 | slot->arch.rmap[i] = |
778e1cdd | 10633 | kvcalloc(lpages, sizeof(*slot->arch.rmap[i]), |
254272ce | 10634 | GFP_KERNEL_ACCOUNT); |
d89cc617 | 10635 | if (!slot->arch.rmap[i]) |
77d11309 | 10636 | goto out_free; |
d89cc617 TY |
10637 | if (i == 0) |
10638 | continue; | |
77d11309 | 10639 | |
254272ce | 10640 | linfo = kvcalloc(lpages, sizeof(*linfo), GFP_KERNEL_ACCOUNT); |
92f94f1e | 10641 | if (!linfo) |
db3fe4eb TY |
10642 | goto out_free; |
10643 | ||
92f94f1e XG |
10644 | slot->arch.lpage_info[i - 1] = linfo; |
10645 | ||
db3fe4eb | 10646 | if (slot->base_gfn & (KVM_PAGES_PER_HPAGE(level) - 1)) |
92f94f1e | 10647 | linfo[0].disallow_lpage = 1; |
db3fe4eb | 10648 | if ((slot->base_gfn + npages) & (KVM_PAGES_PER_HPAGE(level) - 1)) |
92f94f1e | 10649 | linfo[lpages - 1].disallow_lpage = 1; |
db3fe4eb TY |
10650 | ugfn = slot->userspace_addr >> PAGE_SHIFT; |
10651 | /* | |
10652 | * If the gfn and userspace address are not aligned wrt each | |
600087b6 | 10653 | * other, disable large page support for this slot. |
db3fe4eb | 10654 | */ |
600087b6 | 10655 | if ((slot->base_gfn ^ ugfn) & (KVM_PAGES_PER_HPAGE(level) - 1)) { |
db3fe4eb TY |
10656 | unsigned long j; |
10657 | ||
10658 | for (j = 0; j < lpages; ++j) | |
92f94f1e | 10659 | linfo[j].disallow_lpage = 1; |
db3fe4eb TY |
10660 | } |
10661 | } | |
10662 | ||
21ebbeda XG |
10663 | if (kvm_page_track_create_memslot(slot, npages)) |
10664 | goto out_free; | |
10665 | ||
db3fe4eb TY |
10666 | return 0; |
10667 | ||
10668 | out_free: | |
d89cc617 | 10669 | for (i = 0; i < KVM_NR_PAGE_SIZES; ++i) { |
548ef284 | 10670 | kvfree(slot->arch.rmap[i]); |
d89cc617 TY |
10671 | slot->arch.rmap[i] = NULL; |
10672 | if (i == 0) | |
10673 | continue; | |
10674 | ||
548ef284 | 10675 | kvfree(slot->arch.lpage_info[i - 1]); |
d89cc617 | 10676 | slot->arch.lpage_info[i - 1] = NULL; |
db3fe4eb TY |
10677 | } |
10678 | return -ENOMEM; | |
10679 | } | |
10680 | ||
15248258 | 10681 | void kvm_arch_memslots_updated(struct kvm *kvm, u64 gen) |
e59dbe09 | 10682 | { |
91724814 BO |
10683 | struct kvm_vcpu *vcpu; |
10684 | int i; | |
10685 | ||
e6dff7d1 TY |
10686 | /* |
10687 | * memslots->generation has been incremented. | |
10688 | * mmio generation may have reached its maximum value. | |
10689 | */ | |
15248258 | 10690 | kvm_mmu_invalidate_mmio_sptes(kvm, gen); |
91724814 BO |
10691 | |
10692 | /* Force re-initialization of steal_time cache */ | |
10693 | kvm_for_each_vcpu(i, vcpu, kvm) | |
10694 | kvm_vcpu_kick(vcpu); | |
e59dbe09 TY |
10695 | } |
10696 | ||
f7784b8e MT |
10697 | int kvm_arch_prepare_memory_region(struct kvm *kvm, |
10698 | struct kvm_memory_slot *memslot, | |
09170a49 | 10699 | const struct kvm_userspace_memory_region *mem, |
7b6195a9 | 10700 | enum kvm_mr_change change) |
0de10343 | 10701 | { |
0dab98b7 SC |
10702 | if (change == KVM_MR_CREATE || change == KVM_MR_MOVE) |
10703 | return kvm_alloc_memslot_metadata(memslot, | |
10704 | mem->memory_size >> PAGE_SHIFT); | |
f7784b8e MT |
10705 | return 0; |
10706 | } | |
10707 | ||
88178fd4 | 10708 | static void kvm_mmu_slot_apply_flags(struct kvm *kvm, |
3741679b AY |
10709 | struct kvm_memory_slot *old, |
10710 | struct kvm_memory_slot *new, | |
10711 | enum kvm_mr_change change) | |
88178fd4 | 10712 | { |
3741679b AY |
10713 | /* |
10714 | * Nothing to do for RO slots or CREATE/MOVE/DELETE of a slot. | |
10715 | * See comments below. | |
10716 | */ | |
10717 | if ((change != KVM_MR_FLAGS_ONLY) || (new->flags & KVM_MEM_READONLY)) | |
88178fd4 | 10718 | return; |
88178fd4 KH |
10719 | |
10720 | /* | |
3741679b AY |
10721 | * Dirty logging tracks sptes in 4k granularity, meaning that large |
10722 | * sptes have to be split. If live migration is successful, the guest | |
10723 | * in the source machine will be destroyed and large sptes will be | |
10724 | * created in the destination. However, if the guest continues to run | |
10725 | * in the source machine (for example if live migration fails), small | |
10726 | * sptes will remain around and cause bad performance. | |
88178fd4 | 10727 | * |
3741679b AY |
10728 | * Scan sptes if dirty logging has been stopped, dropping those |
10729 | * which can be collapsed into a single large-page spte. Later | |
10730 | * page faults will create the large-page sptes. | |
88178fd4 | 10731 | * |
3741679b AY |
10732 | * There is no need to do this in any of the following cases: |
10733 | * CREATE: No dirty mappings will already exist. | |
10734 | * MOVE/DELETE: The old mappings will already have been cleaned up by | |
10735 | * kvm_arch_flush_shadow_memslot() | |
10736 | */ | |
10737 | if ((old->flags & KVM_MEM_LOG_DIRTY_PAGES) && | |
10738 | !(new->flags & KVM_MEM_LOG_DIRTY_PAGES)) | |
10739 | kvm_mmu_zap_collapsible_sptes(kvm, new); | |
10740 | ||
10741 | /* | |
10742 | * Enable or disable dirty logging for the slot. | |
88178fd4 | 10743 | * |
3741679b AY |
10744 | * For KVM_MR_DELETE and KVM_MR_MOVE, the shadow pages of the old |
10745 | * slot have been zapped so no dirty logging updates are needed for | |
10746 | * the old slot. | |
10747 | * For KVM_MR_CREATE and KVM_MR_MOVE, once the new slot is visible | |
10748 | * any mappings that might be created in it will consume the | |
10749 | * properties of the new slot and do not need to be updated here. | |
88178fd4 | 10750 | * |
3741679b AY |
10751 | * When PML is enabled, the kvm_x86_ops dirty logging hooks are |
10752 | * called to enable/disable dirty logging. | |
88178fd4 | 10753 | * |
3741679b AY |
10754 | * When disabling dirty logging with PML enabled, the D-bit is set |
10755 | * for sptes in the slot in order to prevent unnecessary GPA | |
10756 | * logging in the PML buffer (and potential PML buffer full VMEXIT). | |
10757 | * This guarantees leaving PML enabled for the guest's lifetime | |
10758 | * won't have any additional overhead from PML when the guest is | |
10759 | * running with dirty logging disabled. | |
88178fd4 | 10760 | * |
3741679b AY |
10761 | * When enabling dirty logging, large sptes are write-protected |
10762 | * so they can be split on first write. New large sptes cannot | |
10763 | * be created for this slot until the end of the logging. | |
88178fd4 | 10764 | * See the comments in fast_page_fault(). |
3741679b AY |
10765 | * For small sptes, nothing is done if the dirty log is in the |
10766 | * initial-all-set state. Otherwise, depending on whether pml | |
10767 | * is enabled the D-bit or the W-bit will be cleared. | |
88178fd4 KH |
10768 | */ |
10769 | if (new->flags & KVM_MEM_LOG_DIRTY_PAGES) { | |
afaf0b2f SC |
10770 | if (kvm_x86_ops.slot_enable_log_dirty) { |
10771 | kvm_x86_ops.slot_enable_log_dirty(kvm, new); | |
3c9bd400 JZ |
10772 | } else { |
10773 | int level = | |
10774 | kvm_dirty_log_manual_protect_and_init_set(kvm) ? | |
3bae0459 | 10775 | PG_LEVEL_2M : PG_LEVEL_4K; |
3c9bd400 JZ |
10776 | |
10777 | /* | |
10778 | * If we're with initial-all-set, we don't need | |
10779 | * to write protect any small page because | |
10780 | * they're reported as dirty already. However | |
10781 | * we still need to write-protect huge pages | |
10782 | * so that the page split can happen lazily on | |
10783 | * the first write to the huge page. | |
10784 | */ | |
10785 | kvm_mmu_slot_remove_write_access(kvm, new, level); | |
10786 | } | |
88178fd4 | 10787 | } else { |
afaf0b2f SC |
10788 | if (kvm_x86_ops.slot_disable_log_dirty) |
10789 | kvm_x86_ops.slot_disable_log_dirty(kvm, new); | |
88178fd4 KH |
10790 | } |
10791 | } | |
10792 | ||
f7784b8e | 10793 | void kvm_arch_commit_memory_region(struct kvm *kvm, |
09170a49 | 10794 | const struct kvm_userspace_memory_region *mem, |
9d4c197c | 10795 | struct kvm_memory_slot *old, |
f36f3f28 | 10796 | const struct kvm_memory_slot *new, |
8482644a | 10797 | enum kvm_mr_change change) |
f7784b8e | 10798 | { |
48c0e4e9 | 10799 | if (!kvm->arch.n_requested_mmu_pages) |
4d66623c WY |
10800 | kvm_mmu_change_mmu_pages(kvm, |
10801 | kvm_mmu_calculate_default_mmu_pages(kvm)); | |
1c91cad4 | 10802 | |
3ea3b7fa | 10803 | /* |
f36f3f28 | 10804 | * FIXME: const-ify all uses of struct kvm_memory_slot. |
c972f3b1 | 10805 | */ |
3741679b | 10806 | kvm_mmu_slot_apply_flags(kvm, old, (struct kvm_memory_slot *) new, change); |
21198846 SC |
10807 | |
10808 | /* Free the arrays associated with the old memslot. */ | |
10809 | if (change == KVM_MR_MOVE) | |
e96c81ee | 10810 | kvm_arch_free_memslot(kvm, old); |
0de10343 | 10811 | } |
1d737c8a | 10812 | |
2df72e9b | 10813 | void kvm_arch_flush_shadow_all(struct kvm *kvm) |
34d4cb8f | 10814 | { |
7390de1e | 10815 | kvm_mmu_zap_all(kvm); |
34d4cb8f MT |
10816 | } |
10817 | ||
2df72e9b MT |
10818 | void kvm_arch_flush_shadow_memslot(struct kvm *kvm, |
10819 | struct kvm_memory_slot *slot) | |
10820 | { | |
ae7cd873 | 10821 | kvm_page_track_flush_slot(kvm, slot); |
2df72e9b MT |
10822 | } |
10823 | ||
e6c67d8c LA |
10824 | static inline bool kvm_guest_apic_has_interrupt(struct kvm_vcpu *vcpu) |
10825 | { | |
10826 | return (is_guest_mode(vcpu) && | |
afaf0b2f SC |
10827 | kvm_x86_ops.guest_apic_has_interrupt && |
10828 | kvm_x86_ops.guest_apic_has_interrupt(vcpu)); | |
e6c67d8c LA |
10829 | } |
10830 | ||
5d9bc648 PB |
10831 | static inline bool kvm_vcpu_has_events(struct kvm_vcpu *vcpu) |
10832 | { | |
10833 | if (!list_empty_careful(&vcpu->async_pf.done)) | |
10834 | return true; | |
10835 | ||
10836 | if (kvm_apic_has_events(vcpu)) | |
10837 | return true; | |
10838 | ||
10839 | if (vcpu->arch.pv.pv_unhalted) | |
10840 | return true; | |
10841 | ||
a5f01f8e WL |
10842 | if (vcpu->arch.exception.pending) |
10843 | return true; | |
10844 | ||
47a66eed Z |
10845 | if (kvm_test_request(KVM_REQ_NMI, vcpu) || |
10846 | (vcpu->arch.nmi_pending && | |
c300ab9f | 10847 | kvm_x86_ops.nmi_allowed(vcpu, false))) |
5d9bc648 PB |
10848 | return true; |
10849 | ||
47a66eed | 10850 | if (kvm_test_request(KVM_REQ_SMI, vcpu) || |
a9fa7cb6 | 10851 | (vcpu->arch.smi_pending && |
c300ab9f | 10852 | kvm_x86_ops.smi_allowed(vcpu, false))) |
73917739 PB |
10853 | return true; |
10854 | ||
5d9bc648 | 10855 | if (kvm_arch_interrupt_allowed(vcpu) && |
e6c67d8c LA |
10856 | (kvm_cpu_has_interrupt(vcpu) || |
10857 | kvm_guest_apic_has_interrupt(vcpu))) | |
5d9bc648 PB |
10858 | return true; |
10859 | ||
1f4b34f8 AS |
10860 | if (kvm_hv_has_stimer_pending(vcpu)) |
10861 | return true; | |
10862 | ||
d2060bd4 SC |
10863 | if (is_guest_mode(vcpu) && |
10864 | kvm_x86_ops.nested_ops->hv_timer_pending && | |
10865 | kvm_x86_ops.nested_ops->hv_timer_pending(vcpu)) | |
10866 | return true; | |
10867 | ||
5d9bc648 PB |
10868 | return false; |
10869 | } | |
10870 | ||
1d737c8a ZX |
10871 | int kvm_arch_vcpu_runnable(struct kvm_vcpu *vcpu) |
10872 | { | |
5d9bc648 | 10873 | return kvm_vcpu_running(vcpu) || kvm_vcpu_has_events(vcpu); |
1d737c8a | 10874 | } |
5736199a | 10875 | |
17e433b5 WL |
10876 | bool kvm_arch_dy_runnable(struct kvm_vcpu *vcpu) |
10877 | { | |
10878 | if (READ_ONCE(vcpu->arch.pv.pv_unhalted)) | |
10879 | return true; | |
10880 | ||
10881 | if (kvm_test_request(KVM_REQ_NMI, vcpu) || | |
10882 | kvm_test_request(KVM_REQ_SMI, vcpu) || | |
10883 | kvm_test_request(KVM_REQ_EVENT, vcpu)) | |
10884 | return true; | |
10885 | ||
afaf0b2f | 10886 | if (vcpu->arch.apicv_active && kvm_x86_ops.dy_apicv_has_pending_interrupt(vcpu)) |
17e433b5 WL |
10887 | return true; |
10888 | ||
10889 | return false; | |
10890 | } | |
10891 | ||
199b5763 LM |
10892 | bool kvm_arch_vcpu_in_kernel(struct kvm_vcpu *vcpu) |
10893 | { | |
de63ad4c | 10894 | return vcpu->arch.preempted_in_kernel; |
199b5763 LM |
10895 | } |
10896 | ||
b6d33834 | 10897 | int kvm_arch_vcpu_should_kick(struct kvm_vcpu *vcpu) |
5736199a | 10898 | { |
b6d33834 | 10899 | return kvm_vcpu_exiting_guest_mode(vcpu) == IN_GUEST_MODE; |
5736199a | 10900 | } |
78646121 GN |
10901 | |
10902 | int kvm_arch_interrupt_allowed(struct kvm_vcpu *vcpu) | |
10903 | { | |
c300ab9f | 10904 | return kvm_x86_ops.interrupt_allowed(vcpu, false); |
78646121 | 10905 | } |
229456fc | 10906 | |
82b32774 | 10907 | unsigned long kvm_get_linear_rip(struct kvm_vcpu *vcpu) |
f92653ee | 10908 | { |
7ed9abfe TL |
10909 | /* Can't read the RIP when guest state is protected, just return 0 */ |
10910 | if (vcpu->arch.guest_state_protected) | |
10911 | return 0; | |
10912 | ||
82b32774 NA |
10913 | if (is_64_bit_mode(vcpu)) |
10914 | return kvm_rip_read(vcpu); | |
10915 | return (u32)(get_segment_base(vcpu, VCPU_SREG_CS) + | |
10916 | kvm_rip_read(vcpu)); | |
10917 | } | |
10918 | EXPORT_SYMBOL_GPL(kvm_get_linear_rip); | |
f92653ee | 10919 | |
82b32774 NA |
10920 | bool kvm_is_linear_rip(struct kvm_vcpu *vcpu, unsigned long linear_rip) |
10921 | { | |
10922 | return kvm_get_linear_rip(vcpu) == linear_rip; | |
f92653ee JK |
10923 | } |
10924 | EXPORT_SYMBOL_GPL(kvm_is_linear_rip); | |
10925 | ||
94fe45da JK |
10926 | unsigned long kvm_get_rflags(struct kvm_vcpu *vcpu) |
10927 | { | |
10928 | unsigned long rflags; | |
10929 | ||
afaf0b2f | 10930 | rflags = kvm_x86_ops.get_rflags(vcpu); |
94fe45da | 10931 | if (vcpu->guest_debug & KVM_GUESTDBG_SINGLESTEP) |
c310bac5 | 10932 | rflags &= ~X86_EFLAGS_TF; |
94fe45da JK |
10933 | return rflags; |
10934 | } | |
10935 | EXPORT_SYMBOL_GPL(kvm_get_rflags); | |
10936 | ||
6addfc42 | 10937 | static void __kvm_set_rflags(struct kvm_vcpu *vcpu, unsigned long rflags) |
94fe45da JK |
10938 | { |
10939 | if (vcpu->guest_debug & KVM_GUESTDBG_SINGLESTEP && | |
f92653ee | 10940 | kvm_is_linear_rip(vcpu, vcpu->arch.singlestep_rip)) |
c310bac5 | 10941 | rflags |= X86_EFLAGS_TF; |
afaf0b2f | 10942 | kvm_x86_ops.set_rflags(vcpu, rflags); |
6addfc42 PB |
10943 | } |
10944 | ||
10945 | void kvm_set_rflags(struct kvm_vcpu *vcpu, unsigned long rflags) | |
10946 | { | |
10947 | __kvm_set_rflags(vcpu, rflags); | |
3842d135 | 10948 | kvm_make_request(KVM_REQ_EVENT, vcpu); |
94fe45da JK |
10949 | } |
10950 | EXPORT_SYMBOL_GPL(kvm_set_rflags); | |
10951 | ||
56028d08 GN |
10952 | void kvm_arch_async_page_ready(struct kvm_vcpu *vcpu, struct kvm_async_pf *work) |
10953 | { | |
10954 | int r; | |
10955 | ||
44dd3ffa | 10956 | if ((vcpu->arch.mmu->direct_map != work->arch.direct_map) || |
f2e10669 | 10957 | work->wakeup_all) |
56028d08 GN |
10958 | return; |
10959 | ||
10960 | r = kvm_mmu_reload(vcpu); | |
10961 | if (unlikely(r)) | |
10962 | return; | |
10963 | ||
44dd3ffa | 10964 | if (!vcpu->arch.mmu->direct_map && |
d8dd54e0 | 10965 | work->arch.cr3 != vcpu->arch.mmu->get_guest_pgd(vcpu)) |
fb67e14f XG |
10966 | return; |
10967 | ||
7a02674d | 10968 | kvm_mmu_do_page_fault(vcpu, work->cr2_or_gpa, 0, true); |
56028d08 GN |
10969 | } |
10970 | ||
af585b92 GN |
10971 | static inline u32 kvm_async_pf_hash_fn(gfn_t gfn) |
10972 | { | |
dd03bcaa PX |
10973 | BUILD_BUG_ON(!is_power_of_2(ASYNC_PF_PER_VCPU)); |
10974 | ||
af585b92 GN |
10975 | return hash_32(gfn & 0xffffffff, order_base_2(ASYNC_PF_PER_VCPU)); |
10976 | } | |
10977 | ||
10978 | static inline u32 kvm_async_pf_next_probe(u32 key) | |
10979 | { | |
dd03bcaa | 10980 | return (key + 1) & (ASYNC_PF_PER_VCPU - 1); |
af585b92 GN |
10981 | } |
10982 | ||
10983 | static void kvm_add_async_pf_gfn(struct kvm_vcpu *vcpu, gfn_t gfn) | |
10984 | { | |
10985 | u32 key = kvm_async_pf_hash_fn(gfn); | |
10986 | ||
10987 | while (vcpu->arch.apf.gfns[key] != ~0) | |
10988 | key = kvm_async_pf_next_probe(key); | |
10989 | ||
10990 | vcpu->arch.apf.gfns[key] = gfn; | |
10991 | } | |
10992 | ||
10993 | static u32 kvm_async_pf_gfn_slot(struct kvm_vcpu *vcpu, gfn_t gfn) | |
10994 | { | |
10995 | int i; | |
10996 | u32 key = kvm_async_pf_hash_fn(gfn); | |
10997 | ||
dd03bcaa | 10998 | for (i = 0; i < ASYNC_PF_PER_VCPU && |
c7d28c24 XG |
10999 | (vcpu->arch.apf.gfns[key] != gfn && |
11000 | vcpu->arch.apf.gfns[key] != ~0); i++) | |
af585b92 GN |
11001 | key = kvm_async_pf_next_probe(key); |
11002 | ||
11003 | return key; | |
11004 | } | |
11005 | ||
11006 | bool kvm_find_async_pf_gfn(struct kvm_vcpu *vcpu, gfn_t gfn) | |
11007 | { | |
11008 | return vcpu->arch.apf.gfns[kvm_async_pf_gfn_slot(vcpu, gfn)] == gfn; | |
11009 | } | |
11010 | ||
11011 | static void kvm_del_async_pf_gfn(struct kvm_vcpu *vcpu, gfn_t gfn) | |
11012 | { | |
11013 | u32 i, j, k; | |
11014 | ||
11015 | i = j = kvm_async_pf_gfn_slot(vcpu, gfn); | |
0fd46044 PX |
11016 | |
11017 | if (WARN_ON_ONCE(vcpu->arch.apf.gfns[i] != gfn)) | |
11018 | return; | |
11019 | ||
af585b92 GN |
11020 | while (true) { |
11021 | vcpu->arch.apf.gfns[i] = ~0; | |
11022 | do { | |
11023 | j = kvm_async_pf_next_probe(j); | |
11024 | if (vcpu->arch.apf.gfns[j] == ~0) | |
11025 | return; | |
11026 | k = kvm_async_pf_hash_fn(vcpu->arch.apf.gfns[j]); | |
11027 | /* | |
11028 | * k lies cyclically in ]i,j] | |
11029 | * | i.k.j | | |
11030 | * |....j i.k.| or |.k..j i...| | |
11031 | */ | |
11032 | } while ((i <= j) ? (i < k && k <= j) : (i < k || k <= j)); | |
11033 | vcpu->arch.apf.gfns[i] = vcpu->arch.apf.gfns[j]; | |
11034 | i = j; | |
11035 | } | |
11036 | } | |
11037 | ||
68fd66f1 | 11038 | static inline int apf_put_user_notpresent(struct kvm_vcpu *vcpu) |
7c90705b | 11039 | { |
68fd66f1 VK |
11040 | u32 reason = KVM_PV_REASON_PAGE_NOT_PRESENT; |
11041 | ||
11042 | return kvm_write_guest_cached(vcpu->kvm, &vcpu->arch.apf.data, &reason, | |
11043 | sizeof(reason)); | |
11044 | } | |
11045 | ||
11046 | static inline int apf_put_user_ready(struct kvm_vcpu *vcpu, u32 token) | |
11047 | { | |
2635b5c4 | 11048 | unsigned int offset = offsetof(struct kvm_vcpu_pv_apf_data, token); |
4e335d9e | 11049 | |
2635b5c4 VK |
11050 | return kvm_write_guest_offset_cached(vcpu->kvm, &vcpu->arch.apf.data, |
11051 | &token, offset, sizeof(token)); | |
11052 | } | |
11053 | ||
11054 | static inline bool apf_pageready_slot_free(struct kvm_vcpu *vcpu) | |
11055 | { | |
11056 | unsigned int offset = offsetof(struct kvm_vcpu_pv_apf_data, token); | |
11057 | u32 val; | |
11058 | ||
11059 | if (kvm_read_guest_offset_cached(vcpu->kvm, &vcpu->arch.apf.data, | |
11060 | &val, offset, sizeof(val))) | |
11061 | return false; | |
11062 | ||
11063 | return !val; | |
7c90705b GN |
11064 | } |
11065 | ||
1dfdb45e PB |
11066 | static bool kvm_can_deliver_async_pf(struct kvm_vcpu *vcpu) |
11067 | { | |
11068 | if (!vcpu->arch.apf.delivery_as_pf_vmexit && is_guest_mode(vcpu)) | |
11069 | return false; | |
11070 | ||
2635b5c4 VK |
11071 | if (!kvm_pv_async_pf_enabled(vcpu) || |
11072 | (vcpu->arch.apf.send_user_only && kvm_x86_ops.get_cpl(vcpu) == 0)) | |
1dfdb45e PB |
11073 | return false; |
11074 | ||
11075 | return true; | |
11076 | } | |
11077 | ||
11078 | bool kvm_can_do_async_pf(struct kvm_vcpu *vcpu) | |
11079 | { | |
11080 | if (unlikely(!lapic_in_kernel(vcpu) || | |
11081 | kvm_event_needs_reinjection(vcpu) || | |
11082 | vcpu->arch.exception.pending)) | |
11083 | return false; | |
11084 | ||
11085 | if (kvm_hlt_in_guest(vcpu->kvm) && !kvm_can_deliver_async_pf(vcpu)) | |
11086 | return false; | |
11087 | ||
11088 | /* | |
11089 | * If interrupts are off we cannot even use an artificial | |
11090 | * halt state. | |
11091 | */ | |
c300ab9f | 11092 | return kvm_arch_interrupt_allowed(vcpu); |
1dfdb45e PB |
11093 | } |
11094 | ||
2a18b7e7 | 11095 | bool kvm_arch_async_page_not_present(struct kvm_vcpu *vcpu, |
af585b92 GN |
11096 | struct kvm_async_pf *work) |
11097 | { | |
6389ee94 AK |
11098 | struct x86_exception fault; |
11099 | ||
736c291c | 11100 | trace_kvm_async_pf_not_present(work->arch.token, work->cr2_or_gpa); |
af585b92 | 11101 | kvm_add_async_pf_gfn(vcpu, work->arch.gfn); |
7c90705b | 11102 | |
1dfdb45e | 11103 | if (kvm_can_deliver_async_pf(vcpu) && |
68fd66f1 | 11104 | !apf_put_user_notpresent(vcpu)) { |
6389ee94 AK |
11105 | fault.vector = PF_VECTOR; |
11106 | fault.error_code_valid = true; | |
11107 | fault.error_code = 0; | |
11108 | fault.nested_page_fault = false; | |
11109 | fault.address = work->arch.token; | |
adfe20fb | 11110 | fault.async_page_fault = true; |
6389ee94 | 11111 | kvm_inject_page_fault(vcpu, &fault); |
2a18b7e7 | 11112 | return true; |
1dfdb45e PB |
11113 | } else { |
11114 | /* | |
11115 | * It is not possible to deliver a paravirtualized asynchronous | |
11116 | * page fault, but putting the guest in an artificial halt state | |
11117 | * can be beneficial nevertheless: if an interrupt arrives, we | |
11118 | * can deliver it timely and perhaps the guest will schedule | |
11119 | * another process. When the instruction that triggered a page | |
11120 | * fault is retried, hopefully the page will be ready in the host. | |
11121 | */ | |
11122 | kvm_make_request(KVM_REQ_APF_HALT, vcpu); | |
2a18b7e7 | 11123 | return false; |
7c90705b | 11124 | } |
af585b92 GN |
11125 | } |
11126 | ||
11127 | void kvm_arch_async_page_present(struct kvm_vcpu *vcpu, | |
11128 | struct kvm_async_pf *work) | |
11129 | { | |
2635b5c4 VK |
11130 | struct kvm_lapic_irq irq = { |
11131 | .delivery_mode = APIC_DM_FIXED, | |
11132 | .vector = vcpu->arch.apf.vec | |
11133 | }; | |
6389ee94 | 11134 | |
f2e10669 | 11135 | if (work->wakeup_all) |
7c90705b GN |
11136 | work->arch.token = ~0; /* broadcast wakeup */ |
11137 | else | |
11138 | kvm_del_async_pf_gfn(vcpu, work->arch.gfn); | |
736c291c | 11139 | trace_kvm_async_pf_ready(work->arch.token, work->cr2_or_gpa); |
7c90705b | 11140 | |
2a18b7e7 VK |
11141 | if ((work->wakeup_all || work->notpresent_injected) && |
11142 | kvm_pv_async_pf_enabled(vcpu) && | |
557a961a VK |
11143 | !apf_put_user_ready(vcpu, work->arch.token)) { |
11144 | vcpu->arch.apf.pageready_pending = true; | |
2635b5c4 | 11145 | kvm_apic_set_irq(vcpu, &irq, NULL); |
557a961a | 11146 | } |
2635b5c4 | 11147 | |
e6d53e3b | 11148 | vcpu->arch.apf.halted = false; |
a4fa1635 | 11149 | vcpu->arch.mp_state = KVM_MP_STATE_RUNNABLE; |
7c90705b GN |
11150 | } |
11151 | ||
557a961a VK |
11152 | void kvm_arch_async_page_present_queued(struct kvm_vcpu *vcpu) |
11153 | { | |
11154 | kvm_make_request(KVM_REQ_APF_READY, vcpu); | |
11155 | if (!vcpu->arch.apf.pageready_pending) | |
11156 | kvm_vcpu_kick(vcpu); | |
11157 | } | |
11158 | ||
7c0ade6c | 11159 | bool kvm_arch_can_dequeue_async_page_present(struct kvm_vcpu *vcpu) |
7c90705b | 11160 | { |
2635b5c4 | 11161 | if (!kvm_pv_async_pf_enabled(vcpu)) |
7c90705b GN |
11162 | return true; |
11163 | else | |
2635b5c4 | 11164 | return apf_pageready_slot_free(vcpu); |
af585b92 GN |
11165 | } |
11166 | ||
5544eb9b PB |
11167 | void kvm_arch_start_assignment(struct kvm *kvm) |
11168 | { | |
11169 | atomic_inc(&kvm->arch.assigned_device_count); | |
11170 | } | |
11171 | EXPORT_SYMBOL_GPL(kvm_arch_start_assignment); | |
11172 | ||
11173 | void kvm_arch_end_assignment(struct kvm *kvm) | |
11174 | { | |
11175 | atomic_dec(&kvm->arch.assigned_device_count); | |
11176 | } | |
11177 | EXPORT_SYMBOL_GPL(kvm_arch_end_assignment); | |
11178 | ||
11179 | bool kvm_arch_has_assigned_device(struct kvm *kvm) | |
11180 | { | |
11181 | return atomic_read(&kvm->arch.assigned_device_count); | |
11182 | } | |
11183 | EXPORT_SYMBOL_GPL(kvm_arch_has_assigned_device); | |
11184 | ||
e0f0bbc5 AW |
11185 | void kvm_arch_register_noncoherent_dma(struct kvm *kvm) |
11186 | { | |
11187 | atomic_inc(&kvm->arch.noncoherent_dma_count); | |
11188 | } | |
11189 | EXPORT_SYMBOL_GPL(kvm_arch_register_noncoherent_dma); | |
11190 | ||
11191 | void kvm_arch_unregister_noncoherent_dma(struct kvm *kvm) | |
11192 | { | |
11193 | atomic_dec(&kvm->arch.noncoherent_dma_count); | |
11194 | } | |
11195 | EXPORT_SYMBOL_GPL(kvm_arch_unregister_noncoherent_dma); | |
11196 | ||
11197 | bool kvm_arch_has_noncoherent_dma(struct kvm *kvm) | |
11198 | { | |
11199 | return atomic_read(&kvm->arch.noncoherent_dma_count); | |
11200 | } | |
11201 | EXPORT_SYMBOL_GPL(kvm_arch_has_noncoherent_dma); | |
11202 | ||
14717e20 AW |
11203 | bool kvm_arch_has_irq_bypass(void) |
11204 | { | |
92735b1b | 11205 | return true; |
14717e20 AW |
11206 | } |
11207 | ||
87276880 FW |
11208 | int kvm_arch_irq_bypass_add_producer(struct irq_bypass_consumer *cons, |
11209 | struct irq_bypass_producer *prod) | |
11210 | { | |
11211 | struct kvm_kernel_irqfd *irqfd = | |
11212 | container_of(cons, struct kvm_kernel_irqfd, consumer); | |
2edd9cb7 | 11213 | int ret; |
87276880 | 11214 | |
14717e20 | 11215 | irqfd->producer = prod; |
2edd9cb7 ZL |
11216 | kvm_arch_start_assignment(irqfd->kvm); |
11217 | ret = kvm_x86_ops.update_pi_irte(irqfd->kvm, | |
11218 | prod->irq, irqfd->gsi, 1); | |
11219 | ||
11220 | if (ret) | |
11221 | kvm_arch_end_assignment(irqfd->kvm); | |
87276880 | 11222 | |
2edd9cb7 | 11223 | return ret; |
87276880 FW |
11224 | } |
11225 | ||
11226 | void kvm_arch_irq_bypass_del_producer(struct irq_bypass_consumer *cons, | |
11227 | struct irq_bypass_producer *prod) | |
11228 | { | |
11229 | int ret; | |
11230 | struct kvm_kernel_irqfd *irqfd = | |
11231 | container_of(cons, struct kvm_kernel_irqfd, consumer); | |
11232 | ||
87276880 FW |
11233 | WARN_ON(irqfd->producer != prod); |
11234 | irqfd->producer = NULL; | |
11235 | ||
11236 | /* | |
11237 | * When producer of consumer is unregistered, we change back to | |
11238 | * remapped mode, so we can re-use the current implementation | |
bb3541f1 | 11239 | * when the irq is masked/disabled or the consumer side (KVM |
87276880 FW |
11240 | * int this case doesn't want to receive the interrupts. |
11241 | */ | |
afaf0b2f | 11242 | ret = kvm_x86_ops.update_pi_irte(irqfd->kvm, prod->irq, irqfd->gsi, 0); |
87276880 FW |
11243 | if (ret) |
11244 | printk(KERN_INFO "irq bypass consumer (token %p) unregistration" | |
11245 | " fails: %d\n", irqfd->consumer.token, ret); | |
2edd9cb7 ZL |
11246 | |
11247 | kvm_arch_end_assignment(irqfd->kvm); | |
87276880 FW |
11248 | } |
11249 | ||
11250 | int kvm_arch_update_irqfd_routing(struct kvm *kvm, unsigned int host_irq, | |
11251 | uint32_t guest_irq, bool set) | |
11252 | { | |
afaf0b2f | 11253 | return kvm_x86_ops.update_pi_irte(kvm, host_irq, guest_irq, set); |
87276880 FW |
11254 | } |
11255 | ||
52004014 FW |
11256 | bool kvm_vector_hashing_enabled(void) |
11257 | { | |
11258 | return vector_hashing; | |
11259 | } | |
52004014 | 11260 | |
2d5ba19b MT |
11261 | bool kvm_arch_no_poll(struct kvm_vcpu *vcpu) |
11262 | { | |
11263 | return (vcpu->arch.msr_kvm_poll_control & 1) == 0; | |
11264 | } | |
11265 | EXPORT_SYMBOL_GPL(kvm_arch_no_poll); | |
11266 | ||
841c2be0 ML |
11267 | |
11268 | int kvm_spec_ctrl_test_value(u64 value) | |
6441fa61 | 11269 | { |
841c2be0 ML |
11270 | /* |
11271 | * test that setting IA32_SPEC_CTRL to given value | |
11272 | * is allowed by the host processor | |
11273 | */ | |
6441fa61 | 11274 | |
841c2be0 ML |
11275 | u64 saved_value; |
11276 | unsigned long flags; | |
11277 | int ret = 0; | |
6441fa61 | 11278 | |
841c2be0 | 11279 | local_irq_save(flags); |
6441fa61 | 11280 | |
841c2be0 ML |
11281 | if (rdmsrl_safe(MSR_IA32_SPEC_CTRL, &saved_value)) |
11282 | ret = 1; | |
11283 | else if (wrmsrl_safe(MSR_IA32_SPEC_CTRL, value)) | |
11284 | ret = 1; | |
11285 | else | |
11286 | wrmsrl(MSR_IA32_SPEC_CTRL, saved_value); | |
6441fa61 | 11287 | |
841c2be0 | 11288 | local_irq_restore(flags); |
6441fa61 | 11289 | |
841c2be0 | 11290 | return ret; |
6441fa61 | 11291 | } |
841c2be0 | 11292 | EXPORT_SYMBOL_GPL(kvm_spec_ctrl_test_value); |
2d5ba19b | 11293 | |
89786147 MG |
11294 | void kvm_fixup_and_inject_pf_error(struct kvm_vcpu *vcpu, gva_t gva, u16 error_code) |
11295 | { | |
11296 | struct x86_exception fault; | |
19cf4b7e PB |
11297 | u32 access = error_code & |
11298 | (PFERR_WRITE_MASK | PFERR_FETCH_MASK | PFERR_USER_MASK); | |
89786147 MG |
11299 | |
11300 | if (!(error_code & PFERR_PRESENT_MASK) || | |
19cf4b7e | 11301 | vcpu->arch.walk_mmu->gva_to_gpa(vcpu, gva, access, &fault) != UNMAPPED_GVA) { |
89786147 MG |
11302 | /* |
11303 | * If vcpu->arch.walk_mmu->gva_to_gpa succeeded, the page | |
11304 | * tables probably do not match the TLB. Just proceed | |
11305 | * with the error code that the processor gave. | |
11306 | */ | |
11307 | fault.vector = PF_VECTOR; | |
11308 | fault.error_code_valid = true; | |
11309 | fault.error_code = error_code; | |
11310 | fault.nested_page_fault = false; | |
11311 | fault.address = gva; | |
11312 | } | |
11313 | vcpu->arch.walk_mmu->inject_page_fault(vcpu, &fault); | |
6441fa61 | 11314 | } |
89786147 | 11315 | EXPORT_SYMBOL_GPL(kvm_fixup_and_inject_pf_error); |
2d5ba19b | 11316 | |
3f3393b3 BM |
11317 | /* |
11318 | * Handles kvm_read/write_guest_virt*() result and either injects #PF or returns | |
11319 | * KVM_EXIT_INTERNAL_ERROR for cases not currently handled by KVM. Return value | |
11320 | * indicates whether exit to userspace is needed. | |
11321 | */ | |
11322 | int kvm_handle_memory_failure(struct kvm_vcpu *vcpu, int r, | |
11323 | struct x86_exception *e) | |
11324 | { | |
11325 | if (r == X86EMUL_PROPAGATE_FAULT) { | |
11326 | kvm_inject_emulated_page_fault(vcpu, e); | |
11327 | return 1; | |
11328 | } | |
11329 | ||
11330 | /* | |
11331 | * In case kvm_read/write_guest_virt*() failed with X86EMUL_IO_NEEDED | |
11332 | * while handling a VMX instruction KVM could've handled the request | |
11333 | * correctly by exiting to userspace and performing I/O but there | |
11334 | * doesn't seem to be a real use-case behind such requests, just return | |
11335 | * KVM_EXIT_INTERNAL_ERROR for now. | |
11336 | */ | |
11337 | vcpu->run->exit_reason = KVM_EXIT_INTERNAL_ERROR; | |
11338 | vcpu->run->internal.suberror = KVM_INTERNAL_ERROR_EMULATION; | |
11339 | vcpu->run->internal.ndata = 0; | |
11340 | ||
11341 | return 0; | |
11342 | } | |
11343 | EXPORT_SYMBOL_GPL(kvm_handle_memory_failure); | |
11344 | ||
9715092f BM |
11345 | int kvm_handle_invpcid(struct kvm_vcpu *vcpu, unsigned long type, gva_t gva) |
11346 | { | |
11347 | bool pcid_enabled; | |
11348 | struct x86_exception e; | |
11349 | unsigned i; | |
11350 | unsigned long roots_to_free = 0; | |
11351 | struct { | |
11352 | u64 pcid; | |
11353 | u64 gla; | |
11354 | } operand; | |
11355 | int r; | |
11356 | ||
11357 | r = kvm_read_guest_virt(vcpu, gva, &operand, sizeof(operand), &e); | |
11358 | if (r != X86EMUL_CONTINUE) | |
11359 | return kvm_handle_memory_failure(vcpu, r, &e); | |
11360 | ||
11361 | if (operand.pcid >> 12 != 0) { | |
11362 | kvm_inject_gp(vcpu, 0); | |
11363 | return 1; | |
11364 | } | |
11365 | ||
11366 | pcid_enabled = kvm_read_cr4_bits(vcpu, X86_CR4_PCIDE); | |
11367 | ||
11368 | switch (type) { | |
11369 | case INVPCID_TYPE_INDIV_ADDR: | |
11370 | if ((!pcid_enabled && (operand.pcid != 0)) || | |
11371 | is_noncanonical_address(operand.gla, vcpu)) { | |
11372 | kvm_inject_gp(vcpu, 0); | |
11373 | return 1; | |
11374 | } | |
11375 | kvm_mmu_invpcid_gva(vcpu, operand.gla, operand.pcid); | |
11376 | return kvm_skip_emulated_instruction(vcpu); | |
11377 | ||
11378 | case INVPCID_TYPE_SINGLE_CTXT: | |
11379 | if (!pcid_enabled && (operand.pcid != 0)) { | |
11380 | kvm_inject_gp(vcpu, 0); | |
11381 | return 1; | |
11382 | } | |
11383 | ||
11384 | if (kvm_get_active_pcid(vcpu) == operand.pcid) { | |
11385 | kvm_mmu_sync_roots(vcpu); | |
11386 | kvm_make_request(KVM_REQ_TLB_FLUSH_CURRENT, vcpu); | |
11387 | } | |
11388 | ||
11389 | for (i = 0; i < KVM_MMU_NUM_PREV_ROOTS; i++) | |
11390 | if (kvm_get_pcid(vcpu, vcpu->arch.mmu->prev_roots[i].pgd) | |
11391 | == operand.pcid) | |
11392 | roots_to_free |= KVM_MMU_ROOT_PREVIOUS(i); | |
11393 | ||
11394 | kvm_mmu_free_roots(vcpu, vcpu->arch.mmu, roots_to_free); | |
11395 | /* | |
11396 | * If neither the current cr3 nor any of the prev_roots use the | |
11397 | * given PCID, then nothing needs to be done here because a | |
11398 | * resync will happen anyway before switching to any other CR3. | |
11399 | */ | |
11400 | ||
11401 | return kvm_skip_emulated_instruction(vcpu); | |
11402 | ||
11403 | case INVPCID_TYPE_ALL_NON_GLOBAL: | |
11404 | /* | |
11405 | * Currently, KVM doesn't mark global entries in the shadow | |
11406 | * page tables, so a non-global flush just degenerates to a | |
11407 | * global flush. If needed, we could optimize this later by | |
11408 | * keeping track of global entries in shadow page tables. | |
11409 | */ | |
11410 | ||
11411 | fallthrough; | |
11412 | case INVPCID_TYPE_ALL_INCL_GLOBAL: | |
11413 | kvm_mmu_unload(vcpu); | |
11414 | return kvm_skip_emulated_instruction(vcpu); | |
11415 | ||
11416 | default: | |
11417 | BUG(); /* We have already checked above that type <= 3 */ | |
11418 | } | |
11419 | } | |
11420 | EXPORT_SYMBOL_GPL(kvm_handle_invpcid); | |
11421 | ||
8f423a80 TL |
11422 | static int complete_sev_es_emulated_mmio(struct kvm_vcpu *vcpu) |
11423 | { | |
11424 | struct kvm_run *run = vcpu->run; | |
11425 | struct kvm_mmio_fragment *frag; | |
11426 | unsigned int len; | |
11427 | ||
11428 | BUG_ON(!vcpu->mmio_needed); | |
11429 | ||
11430 | /* Complete previous fragment */ | |
11431 | frag = &vcpu->mmio_fragments[vcpu->mmio_cur_fragment]; | |
11432 | len = min(8u, frag->len); | |
11433 | if (!vcpu->mmio_is_write) | |
11434 | memcpy(frag->data, run->mmio.data, len); | |
11435 | ||
11436 | if (frag->len <= 8) { | |
11437 | /* Switch to the next fragment. */ | |
11438 | frag++; | |
11439 | vcpu->mmio_cur_fragment++; | |
11440 | } else { | |
11441 | /* Go forward to the next mmio piece. */ | |
11442 | frag->data += len; | |
11443 | frag->gpa += len; | |
11444 | frag->len -= len; | |
11445 | } | |
11446 | ||
11447 | if (vcpu->mmio_cur_fragment >= vcpu->mmio_nr_fragments) { | |
11448 | vcpu->mmio_needed = 0; | |
11449 | ||
11450 | // VMG change, at this point, we're always done | |
11451 | // RIP has already been advanced | |
11452 | return 1; | |
11453 | } | |
11454 | ||
11455 | // More MMIO is needed | |
11456 | run->mmio.phys_addr = frag->gpa; | |
11457 | run->mmio.len = min(8u, frag->len); | |
11458 | run->mmio.is_write = vcpu->mmio_is_write; | |
11459 | if (run->mmio.is_write) | |
11460 | memcpy(run->mmio.data, frag->data, min(8u, frag->len)); | |
11461 | run->exit_reason = KVM_EXIT_MMIO; | |
11462 | ||
11463 | vcpu->arch.complete_userspace_io = complete_sev_es_emulated_mmio; | |
11464 | ||
11465 | return 0; | |
11466 | } | |
11467 | ||
11468 | int kvm_sev_es_mmio_write(struct kvm_vcpu *vcpu, gpa_t gpa, unsigned int bytes, | |
11469 | void *data) | |
11470 | { | |
11471 | int handled; | |
11472 | struct kvm_mmio_fragment *frag; | |
11473 | ||
11474 | if (!data) | |
11475 | return -EINVAL; | |
11476 | ||
11477 | handled = write_emultor.read_write_mmio(vcpu, gpa, bytes, data); | |
11478 | if (handled == bytes) | |
11479 | return 1; | |
11480 | ||
11481 | bytes -= handled; | |
11482 | gpa += handled; | |
11483 | data += handled; | |
11484 | ||
11485 | /*TODO: Check if need to increment number of frags */ | |
11486 | frag = vcpu->mmio_fragments; | |
11487 | vcpu->mmio_nr_fragments = 1; | |
11488 | frag->len = bytes; | |
11489 | frag->gpa = gpa; | |
11490 | frag->data = data; | |
11491 | ||
11492 | vcpu->mmio_needed = 1; | |
11493 | vcpu->mmio_cur_fragment = 0; | |
11494 | ||
11495 | vcpu->run->mmio.phys_addr = gpa; | |
11496 | vcpu->run->mmio.len = min(8u, frag->len); | |
11497 | vcpu->run->mmio.is_write = 1; | |
11498 | memcpy(vcpu->run->mmio.data, frag->data, min(8u, frag->len)); | |
11499 | vcpu->run->exit_reason = KVM_EXIT_MMIO; | |
11500 | ||
11501 | vcpu->arch.complete_userspace_io = complete_sev_es_emulated_mmio; | |
11502 | ||
11503 | return 0; | |
11504 | } | |
11505 | EXPORT_SYMBOL_GPL(kvm_sev_es_mmio_write); | |
11506 | ||
11507 | int kvm_sev_es_mmio_read(struct kvm_vcpu *vcpu, gpa_t gpa, unsigned int bytes, | |
11508 | void *data) | |
11509 | { | |
11510 | int handled; | |
11511 | struct kvm_mmio_fragment *frag; | |
11512 | ||
11513 | if (!data) | |
11514 | return -EINVAL; | |
11515 | ||
11516 | handled = read_emultor.read_write_mmio(vcpu, gpa, bytes, data); | |
11517 | if (handled == bytes) | |
11518 | return 1; | |
11519 | ||
11520 | bytes -= handled; | |
11521 | gpa += handled; | |
11522 | data += handled; | |
11523 | ||
11524 | /*TODO: Check if need to increment number of frags */ | |
11525 | frag = vcpu->mmio_fragments; | |
11526 | vcpu->mmio_nr_fragments = 1; | |
11527 | frag->len = bytes; | |
11528 | frag->gpa = gpa; | |
11529 | frag->data = data; | |
11530 | ||
11531 | vcpu->mmio_needed = 1; | |
11532 | vcpu->mmio_cur_fragment = 0; | |
11533 | ||
11534 | vcpu->run->mmio.phys_addr = gpa; | |
11535 | vcpu->run->mmio.len = min(8u, frag->len); | |
11536 | vcpu->run->mmio.is_write = 0; | |
11537 | vcpu->run->exit_reason = KVM_EXIT_MMIO; | |
11538 | ||
11539 | vcpu->arch.complete_userspace_io = complete_sev_es_emulated_mmio; | |
11540 | ||
11541 | return 0; | |
11542 | } | |
11543 | EXPORT_SYMBOL_GPL(kvm_sev_es_mmio_read); | |
11544 | ||
7ed9abfe TL |
11545 | static int complete_sev_es_emulated_ins(struct kvm_vcpu *vcpu) |
11546 | { | |
11547 | memcpy(vcpu->arch.guest_ins_data, vcpu->arch.pio_data, | |
11548 | vcpu->arch.pio.count * vcpu->arch.pio.size); | |
11549 | vcpu->arch.pio.count = 0; | |
11550 | ||
11551 | return 1; | |
11552 | } | |
11553 | ||
11554 | static int kvm_sev_es_outs(struct kvm_vcpu *vcpu, unsigned int size, | |
11555 | unsigned int port, void *data, unsigned int count) | |
11556 | { | |
11557 | int ret; | |
11558 | ||
11559 | ret = emulator_pio_out_emulated(vcpu->arch.emulate_ctxt, size, port, | |
11560 | data, count); | |
11561 | if (ret) | |
11562 | return ret; | |
11563 | ||
11564 | vcpu->arch.pio.count = 0; | |
11565 | ||
11566 | return 0; | |
11567 | } | |
11568 | ||
11569 | static int kvm_sev_es_ins(struct kvm_vcpu *vcpu, unsigned int size, | |
11570 | unsigned int port, void *data, unsigned int count) | |
11571 | { | |
11572 | int ret; | |
11573 | ||
11574 | ret = emulator_pio_in_emulated(vcpu->arch.emulate_ctxt, size, port, | |
11575 | data, count); | |
11576 | if (ret) { | |
11577 | vcpu->arch.pio.count = 0; | |
11578 | } else { | |
11579 | vcpu->arch.guest_ins_data = data; | |
11580 | vcpu->arch.complete_userspace_io = complete_sev_es_emulated_ins; | |
11581 | } | |
11582 | ||
11583 | return 0; | |
11584 | } | |
11585 | ||
11586 | int kvm_sev_es_string_io(struct kvm_vcpu *vcpu, unsigned int size, | |
11587 | unsigned int port, void *data, unsigned int count, | |
11588 | int in) | |
11589 | { | |
11590 | return in ? kvm_sev_es_ins(vcpu, size, port, data, count) | |
11591 | : kvm_sev_es_outs(vcpu, size, port, data, count); | |
11592 | } | |
11593 | EXPORT_SYMBOL_GPL(kvm_sev_es_string_io); | |
11594 | ||
d95df951 | 11595 | EXPORT_TRACEPOINT_SYMBOL_GPL(kvm_entry); |
229456fc | 11596 | EXPORT_TRACEPOINT_SYMBOL_GPL(kvm_exit); |
931c33b1 | 11597 | EXPORT_TRACEPOINT_SYMBOL_GPL(kvm_fast_mmio); |
229456fc MT |
11598 | EXPORT_TRACEPOINT_SYMBOL_GPL(kvm_inj_virq); |
11599 | EXPORT_TRACEPOINT_SYMBOL_GPL(kvm_page_fault); | |
11600 | EXPORT_TRACEPOINT_SYMBOL_GPL(kvm_msr); | |
11601 | EXPORT_TRACEPOINT_SYMBOL_GPL(kvm_cr); | |
0ac406de | 11602 | EXPORT_TRACEPOINT_SYMBOL_GPL(kvm_nested_vmrun); |
d8cabddf | 11603 | EXPORT_TRACEPOINT_SYMBOL_GPL(kvm_nested_vmexit); |
17897f36 | 11604 | EXPORT_TRACEPOINT_SYMBOL_GPL(kvm_nested_vmexit_inject); |
236649de | 11605 | EXPORT_TRACEPOINT_SYMBOL_GPL(kvm_nested_intr_vmexit); |
5497b955 | 11606 | EXPORT_TRACEPOINT_SYMBOL_GPL(kvm_nested_vmenter_failed); |
ec1ff790 | 11607 | EXPORT_TRACEPOINT_SYMBOL_GPL(kvm_invlpga); |
532a46b9 | 11608 | EXPORT_TRACEPOINT_SYMBOL_GPL(kvm_skinit); |
2e554e8d | 11609 | EXPORT_TRACEPOINT_SYMBOL_GPL(kvm_nested_intercepts); |
489223ed | 11610 | EXPORT_TRACEPOINT_SYMBOL_GPL(kvm_write_tsc_offset); |
4f75bcc3 | 11611 | EXPORT_TRACEPOINT_SYMBOL_GPL(kvm_ple_window_update); |
843e4330 | 11612 | EXPORT_TRACEPOINT_SYMBOL_GPL(kvm_pml_full); |
efc64404 | 11613 | EXPORT_TRACEPOINT_SYMBOL_GPL(kvm_pi_irte_update); |
18f40c53 SS |
11614 | EXPORT_TRACEPOINT_SYMBOL_GPL(kvm_avic_unaccelerated_access); |
11615 | EXPORT_TRACEPOINT_SYMBOL_GPL(kvm_avic_incomplete_ipi); | |
ab56f8e6 | 11616 | EXPORT_TRACEPOINT_SYMBOL_GPL(kvm_avic_ga_log); |
24bbf74c | 11617 | EXPORT_TRACEPOINT_SYMBOL_GPL(kvm_apicv_update_request); |
d523ab6b TL |
11618 | EXPORT_TRACEPOINT_SYMBOL_GPL(kvm_vmgexit_enter); |
11619 | EXPORT_TRACEPOINT_SYMBOL_GPL(kvm_vmgexit_exit); | |
59e38b58 TL |
11620 | EXPORT_TRACEPOINT_SYMBOL_GPL(kvm_vmgexit_msr_protocol_enter); |
11621 | EXPORT_TRACEPOINT_SYMBOL_GPL(kvm_vmgexit_msr_protocol_exit); |