]>
Commit | Line | Data |
---|---|---|
043405e1 CO |
1 | /* |
2 | * Kernel-based Virtual Machine driver for Linux | |
3 | * | |
4 | * derived from drivers/kvm/kvm_main.c | |
5 | * | |
6 | * Copyright (C) 2006 Qumranet, Inc. | |
4d5c5d0f BAY |
7 | * Copyright (C) 2008 Qumranet, Inc. |
8 | * Copyright IBM Corporation, 2008 | |
9611c187 | 9 | * Copyright 2010 Red Hat, Inc. and/or its affiliates. |
043405e1 CO |
10 | * |
11 | * Authors: | |
12 | * Avi Kivity <avi@qumranet.com> | |
13 | * Yaniv Kamay <yaniv@qumranet.com> | |
4d5c5d0f BAY |
14 | * Amit Shah <amit.shah@qumranet.com> |
15 | * Ben-Ami Yassour <benami@il.ibm.com> | |
043405e1 CO |
16 | * |
17 | * This work is licensed under the terms of the GNU GPL, version 2. See | |
18 | * the COPYING file in the top-level directory. | |
19 | * | |
20 | */ | |
21 | ||
edf88417 | 22 | #include <linux/kvm_host.h> |
313a3dc7 | 23 | #include "irq.h" |
1d737c8a | 24 | #include "mmu.h" |
7837699f | 25 | #include "i8254.h" |
37817f29 | 26 | #include "tss.h" |
5fdbf976 | 27 | #include "kvm_cache_regs.h" |
26eef70c | 28 | #include "x86.h" |
00b27a3e | 29 | #include "cpuid.h" |
313a3dc7 | 30 | |
18068523 | 31 | #include <linux/clocksource.h> |
4d5c5d0f | 32 | #include <linux/interrupt.h> |
313a3dc7 CO |
33 | #include <linux/kvm.h> |
34 | #include <linux/fs.h> | |
35 | #include <linux/vmalloc.h> | |
5fb76f9b | 36 | #include <linux/module.h> |
0de10343 | 37 | #include <linux/mman.h> |
2bacc55c | 38 | #include <linux/highmem.h> |
19de40a8 | 39 | #include <linux/iommu.h> |
62c476c7 | 40 | #include <linux/intel-iommu.h> |
c8076604 | 41 | #include <linux/cpufreq.h> |
18863bdd | 42 | #include <linux/user-return-notifier.h> |
a983fb23 | 43 | #include <linux/srcu.h> |
5a0e3ad6 | 44 | #include <linux/slab.h> |
ff9d07a0 | 45 | #include <linux/perf_event.h> |
7bee342a | 46 | #include <linux/uaccess.h> |
af585b92 | 47 | #include <linux/hash.h> |
a1b60c1c | 48 | #include <linux/pci.h> |
aec51dc4 | 49 | #include <trace/events/kvm.h> |
2ed152af | 50 | |
229456fc MT |
51 | #define CREATE_TRACE_POINTS |
52 | #include "trace.h" | |
043405e1 | 53 | |
24f1e32c | 54 | #include <asm/debugreg.h> |
d825ed0a | 55 | #include <asm/msr.h> |
a5f61300 | 56 | #include <asm/desc.h> |
0bed3b56 | 57 | #include <asm/mtrr.h> |
890ca9ae | 58 | #include <asm/mce.h> |
7cf30855 | 59 | #include <asm/i387.h> |
1361b83a | 60 | #include <asm/fpu-internal.h> /* Ugh! */ |
98918833 | 61 | #include <asm/xcr.h> |
1d5f066e | 62 | #include <asm/pvclock.h> |
217fc9cf | 63 | #include <asm/div64.h> |
043405e1 | 64 | |
313a3dc7 | 65 | #define MAX_IO_MSRS 256 |
890ca9ae | 66 | #define KVM_MAX_MCE_BANKS 32 |
5854dbca | 67 | #define KVM_MCE_CAP_SUPPORTED (MCG_CTL_P | MCG_SER_P) |
890ca9ae | 68 | |
0f65dd70 AK |
69 | #define emul_to_vcpu(ctxt) \ |
70 | container_of(ctxt, struct kvm_vcpu, arch.emulate_ctxt) | |
71 | ||
50a37eb4 JR |
72 | /* EFER defaults: |
73 | * - enable syscall per default because its emulated by KVM | |
74 | * - enable LME and LMA per default on 64 bit KVM | |
75 | */ | |
76 | #ifdef CONFIG_X86_64 | |
1260edbe LJ |
77 | static |
78 | u64 __read_mostly efer_reserved_bits = ~((u64)(EFER_SCE | EFER_LME | EFER_LMA)); | |
50a37eb4 | 79 | #else |
1260edbe | 80 | static u64 __read_mostly efer_reserved_bits = ~((u64)EFER_SCE); |
50a37eb4 | 81 | #endif |
313a3dc7 | 82 | |
ba1389b7 AK |
83 | #define VM_STAT(x) offsetof(struct kvm, stat.x), KVM_STAT_VM |
84 | #define VCPU_STAT(x) offsetof(struct kvm_vcpu, stat.x), KVM_STAT_VCPU | |
417bc304 | 85 | |
cb142eb7 | 86 | static void update_cr8_intercept(struct kvm_vcpu *vcpu); |
7460fb4a | 87 | static void process_nmi(struct kvm_vcpu *vcpu); |
674eea0f | 88 | |
97896d04 | 89 | struct kvm_x86_ops *kvm_x86_ops; |
5fdbf976 | 90 | EXPORT_SYMBOL_GPL(kvm_x86_ops); |
97896d04 | 91 | |
476bc001 RR |
92 | static bool ignore_msrs = 0; |
93 | module_param(ignore_msrs, bool, S_IRUGO | S_IWUSR); | |
ed85c068 | 94 | |
92a1f12d JR |
95 | bool kvm_has_tsc_control; |
96 | EXPORT_SYMBOL_GPL(kvm_has_tsc_control); | |
97 | u32 kvm_max_guest_tsc_khz; | |
98 | EXPORT_SYMBOL_GPL(kvm_max_guest_tsc_khz); | |
99 | ||
cc578287 ZA |
100 | /* tsc tolerance in parts per million - default to 1/2 of the NTP threshold */ |
101 | static u32 tsc_tolerance_ppm = 250; | |
102 | module_param(tsc_tolerance_ppm, uint, S_IRUGO | S_IWUSR); | |
103 | ||
18863bdd AK |
104 | #define KVM_NR_SHARED_MSRS 16 |
105 | ||
106 | struct kvm_shared_msrs_global { | |
107 | int nr; | |
2bf78fa7 | 108 | u32 msrs[KVM_NR_SHARED_MSRS]; |
18863bdd AK |
109 | }; |
110 | ||
111 | struct kvm_shared_msrs { | |
112 | struct user_return_notifier urn; | |
113 | bool registered; | |
2bf78fa7 SY |
114 | struct kvm_shared_msr_values { |
115 | u64 host; | |
116 | u64 curr; | |
117 | } values[KVM_NR_SHARED_MSRS]; | |
18863bdd AK |
118 | }; |
119 | ||
120 | static struct kvm_shared_msrs_global __read_mostly shared_msrs_global; | |
121 | static DEFINE_PER_CPU(struct kvm_shared_msrs, shared_msrs); | |
122 | ||
417bc304 | 123 | struct kvm_stats_debugfs_item debugfs_entries[] = { |
ba1389b7 AK |
124 | { "pf_fixed", VCPU_STAT(pf_fixed) }, |
125 | { "pf_guest", VCPU_STAT(pf_guest) }, | |
126 | { "tlb_flush", VCPU_STAT(tlb_flush) }, | |
127 | { "invlpg", VCPU_STAT(invlpg) }, | |
128 | { "exits", VCPU_STAT(exits) }, | |
129 | { "io_exits", VCPU_STAT(io_exits) }, | |
130 | { "mmio_exits", VCPU_STAT(mmio_exits) }, | |
131 | { "signal_exits", VCPU_STAT(signal_exits) }, | |
132 | { "irq_window", VCPU_STAT(irq_window_exits) }, | |
f08864b4 | 133 | { "nmi_window", VCPU_STAT(nmi_window_exits) }, |
ba1389b7 AK |
134 | { "halt_exits", VCPU_STAT(halt_exits) }, |
135 | { "halt_wakeup", VCPU_STAT(halt_wakeup) }, | |
f11c3a8d | 136 | { "hypercalls", VCPU_STAT(hypercalls) }, |
ba1389b7 AK |
137 | { "request_irq", VCPU_STAT(request_irq_exits) }, |
138 | { "irq_exits", VCPU_STAT(irq_exits) }, | |
139 | { "host_state_reload", VCPU_STAT(host_state_reload) }, | |
140 | { "efer_reload", VCPU_STAT(efer_reload) }, | |
141 | { "fpu_reload", VCPU_STAT(fpu_reload) }, | |
142 | { "insn_emulation", VCPU_STAT(insn_emulation) }, | |
143 | { "insn_emulation_fail", VCPU_STAT(insn_emulation_fail) }, | |
fa89a817 | 144 | { "irq_injections", VCPU_STAT(irq_injections) }, |
c4abb7c9 | 145 | { "nmi_injections", VCPU_STAT(nmi_injections) }, |
4cee5764 AK |
146 | { "mmu_shadow_zapped", VM_STAT(mmu_shadow_zapped) }, |
147 | { "mmu_pte_write", VM_STAT(mmu_pte_write) }, | |
148 | { "mmu_pte_updated", VM_STAT(mmu_pte_updated) }, | |
149 | { "mmu_pde_zapped", VM_STAT(mmu_pde_zapped) }, | |
150 | { "mmu_flooded", VM_STAT(mmu_flooded) }, | |
151 | { "mmu_recycled", VM_STAT(mmu_recycled) }, | |
dfc5aa00 | 152 | { "mmu_cache_miss", VM_STAT(mmu_cache_miss) }, |
4731d4c7 | 153 | { "mmu_unsync", VM_STAT(mmu_unsync) }, |
0f74a24c | 154 | { "remote_tlb_flush", VM_STAT(remote_tlb_flush) }, |
05da4558 | 155 | { "largepages", VM_STAT(lpages) }, |
417bc304 HB |
156 | { NULL } |
157 | }; | |
158 | ||
2acf923e DC |
159 | u64 __read_mostly host_xcr0; |
160 | ||
d6aa1000 AK |
161 | int emulator_fix_hypercall(struct x86_emulate_ctxt *ctxt); |
162 | ||
8b6e4547 JK |
163 | static int kvm_vcpu_reset(struct kvm_vcpu *vcpu); |
164 | ||
af585b92 GN |
165 | static inline void kvm_async_pf_hash_reset(struct kvm_vcpu *vcpu) |
166 | { | |
167 | int i; | |
168 | for (i = 0; i < roundup_pow_of_two(ASYNC_PF_PER_VCPU); i++) | |
169 | vcpu->arch.apf.gfns[i] = ~0; | |
170 | } | |
171 | ||
18863bdd AK |
172 | static void kvm_on_user_return(struct user_return_notifier *urn) |
173 | { | |
174 | unsigned slot; | |
18863bdd AK |
175 | struct kvm_shared_msrs *locals |
176 | = container_of(urn, struct kvm_shared_msrs, urn); | |
2bf78fa7 | 177 | struct kvm_shared_msr_values *values; |
18863bdd AK |
178 | |
179 | for (slot = 0; slot < shared_msrs_global.nr; ++slot) { | |
2bf78fa7 SY |
180 | values = &locals->values[slot]; |
181 | if (values->host != values->curr) { | |
182 | wrmsrl(shared_msrs_global.msrs[slot], values->host); | |
183 | values->curr = values->host; | |
18863bdd AK |
184 | } |
185 | } | |
186 | locals->registered = false; | |
187 | user_return_notifier_unregister(urn); | |
188 | } | |
189 | ||
2bf78fa7 | 190 | static void shared_msr_update(unsigned slot, u32 msr) |
18863bdd | 191 | { |
2bf78fa7 | 192 | struct kvm_shared_msrs *smsr; |
18863bdd AK |
193 | u64 value; |
194 | ||
2bf78fa7 SY |
195 | smsr = &__get_cpu_var(shared_msrs); |
196 | /* only read, and nobody should modify it at this time, | |
197 | * so don't need lock */ | |
198 | if (slot >= shared_msrs_global.nr) { | |
199 | printk(KERN_ERR "kvm: invalid MSR slot!"); | |
200 | return; | |
201 | } | |
202 | rdmsrl_safe(msr, &value); | |
203 | smsr->values[slot].host = value; | |
204 | smsr->values[slot].curr = value; | |
205 | } | |
206 | ||
207 | void kvm_define_shared_msr(unsigned slot, u32 msr) | |
208 | { | |
18863bdd AK |
209 | if (slot >= shared_msrs_global.nr) |
210 | shared_msrs_global.nr = slot + 1; | |
2bf78fa7 SY |
211 | shared_msrs_global.msrs[slot] = msr; |
212 | /* we need ensured the shared_msr_global have been updated */ | |
213 | smp_wmb(); | |
18863bdd AK |
214 | } |
215 | EXPORT_SYMBOL_GPL(kvm_define_shared_msr); | |
216 | ||
217 | static void kvm_shared_msr_cpu_online(void) | |
218 | { | |
219 | unsigned i; | |
18863bdd AK |
220 | |
221 | for (i = 0; i < shared_msrs_global.nr; ++i) | |
2bf78fa7 | 222 | shared_msr_update(i, shared_msrs_global.msrs[i]); |
18863bdd AK |
223 | } |
224 | ||
d5696725 | 225 | void kvm_set_shared_msr(unsigned slot, u64 value, u64 mask) |
18863bdd AK |
226 | { |
227 | struct kvm_shared_msrs *smsr = &__get_cpu_var(shared_msrs); | |
228 | ||
2bf78fa7 | 229 | if (((value ^ smsr->values[slot].curr) & mask) == 0) |
18863bdd | 230 | return; |
2bf78fa7 SY |
231 | smsr->values[slot].curr = value; |
232 | wrmsrl(shared_msrs_global.msrs[slot], value); | |
18863bdd AK |
233 | if (!smsr->registered) { |
234 | smsr->urn.on_user_return = kvm_on_user_return; | |
235 | user_return_notifier_register(&smsr->urn); | |
236 | smsr->registered = true; | |
237 | } | |
238 | } | |
239 | EXPORT_SYMBOL_GPL(kvm_set_shared_msr); | |
240 | ||
3548bab5 AK |
241 | static void drop_user_return_notifiers(void *ignore) |
242 | { | |
243 | struct kvm_shared_msrs *smsr = &__get_cpu_var(shared_msrs); | |
244 | ||
245 | if (smsr->registered) | |
246 | kvm_on_user_return(&smsr->urn); | |
247 | } | |
248 | ||
6866b83e CO |
249 | u64 kvm_get_apic_base(struct kvm_vcpu *vcpu) |
250 | { | |
8a5a87d9 | 251 | return vcpu->arch.apic_base; |
6866b83e CO |
252 | } |
253 | EXPORT_SYMBOL_GPL(kvm_get_apic_base); | |
254 | ||
255 | void kvm_set_apic_base(struct kvm_vcpu *vcpu, u64 data) | |
256 | { | |
257 | /* TODO: reserve bits check */ | |
8a5a87d9 | 258 | kvm_lapic_set_base(vcpu, data); |
6866b83e CO |
259 | } |
260 | EXPORT_SYMBOL_GPL(kvm_set_apic_base); | |
261 | ||
3fd28fce ED |
262 | #define EXCPT_BENIGN 0 |
263 | #define EXCPT_CONTRIBUTORY 1 | |
264 | #define EXCPT_PF 2 | |
265 | ||
266 | static int exception_class(int vector) | |
267 | { | |
268 | switch (vector) { | |
269 | case PF_VECTOR: | |
270 | return EXCPT_PF; | |
271 | case DE_VECTOR: | |
272 | case TS_VECTOR: | |
273 | case NP_VECTOR: | |
274 | case SS_VECTOR: | |
275 | case GP_VECTOR: | |
276 | return EXCPT_CONTRIBUTORY; | |
277 | default: | |
278 | break; | |
279 | } | |
280 | return EXCPT_BENIGN; | |
281 | } | |
282 | ||
283 | static void kvm_multiple_exception(struct kvm_vcpu *vcpu, | |
ce7ddec4 JR |
284 | unsigned nr, bool has_error, u32 error_code, |
285 | bool reinject) | |
3fd28fce ED |
286 | { |
287 | u32 prev_nr; | |
288 | int class1, class2; | |
289 | ||
3842d135 AK |
290 | kvm_make_request(KVM_REQ_EVENT, vcpu); |
291 | ||
3fd28fce ED |
292 | if (!vcpu->arch.exception.pending) { |
293 | queue: | |
294 | vcpu->arch.exception.pending = true; | |
295 | vcpu->arch.exception.has_error_code = has_error; | |
296 | vcpu->arch.exception.nr = nr; | |
297 | vcpu->arch.exception.error_code = error_code; | |
3f0fd292 | 298 | vcpu->arch.exception.reinject = reinject; |
3fd28fce ED |
299 | return; |
300 | } | |
301 | ||
302 | /* to check exception */ | |
303 | prev_nr = vcpu->arch.exception.nr; | |
304 | if (prev_nr == DF_VECTOR) { | |
305 | /* triple fault -> shutdown */ | |
a8eeb04a | 306 | kvm_make_request(KVM_REQ_TRIPLE_FAULT, vcpu); |
3fd28fce ED |
307 | return; |
308 | } | |
309 | class1 = exception_class(prev_nr); | |
310 | class2 = exception_class(nr); | |
311 | if ((class1 == EXCPT_CONTRIBUTORY && class2 == EXCPT_CONTRIBUTORY) | |
312 | || (class1 == EXCPT_PF && class2 != EXCPT_BENIGN)) { | |
313 | /* generate double fault per SDM Table 5-5 */ | |
314 | vcpu->arch.exception.pending = true; | |
315 | vcpu->arch.exception.has_error_code = true; | |
316 | vcpu->arch.exception.nr = DF_VECTOR; | |
317 | vcpu->arch.exception.error_code = 0; | |
318 | } else | |
319 | /* replace previous exception with a new one in a hope | |
320 | that instruction re-execution will regenerate lost | |
321 | exception */ | |
322 | goto queue; | |
323 | } | |
324 | ||
298101da AK |
325 | void kvm_queue_exception(struct kvm_vcpu *vcpu, unsigned nr) |
326 | { | |
ce7ddec4 | 327 | kvm_multiple_exception(vcpu, nr, false, 0, false); |
298101da AK |
328 | } |
329 | EXPORT_SYMBOL_GPL(kvm_queue_exception); | |
330 | ||
ce7ddec4 JR |
331 | void kvm_requeue_exception(struct kvm_vcpu *vcpu, unsigned nr) |
332 | { | |
333 | kvm_multiple_exception(vcpu, nr, false, 0, true); | |
334 | } | |
335 | EXPORT_SYMBOL_GPL(kvm_requeue_exception); | |
336 | ||
db8fcefa | 337 | void kvm_complete_insn_gp(struct kvm_vcpu *vcpu, int err) |
c3c91fee | 338 | { |
db8fcefa AP |
339 | if (err) |
340 | kvm_inject_gp(vcpu, 0); | |
341 | else | |
342 | kvm_x86_ops->skip_emulated_instruction(vcpu); | |
343 | } | |
344 | EXPORT_SYMBOL_GPL(kvm_complete_insn_gp); | |
8df25a32 | 345 | |
6389ee94 | 346 | void kvm_inject_page_fault(struct kvm_vcpu *vcpu, struct x86_exception *fault) |
c3c91fee AK |
347 | { |
348 | ++vcpu->stat.pf_guest; | |
6389ee94 AK |
349 | vcpu->arch.cr2 = fault->address; |
350 | kvm_queue_exception_e(vcpu, PF_VECTOR, fault->error_code); | |
c3c91fee | 351 | } |
27d6c865 | 352 | EXPORT_SYMBOL_GPL(kvm_inject_page_fault); |
c3c91fee | 353 | |
6389ee94 | 354 | void kvm_propagate_fault(struct kvm_vcpu *vcpu, struct x86_exception *fault) |
d4f8cf66 | 355 | { |
6389ee94 AK |
356 | if (mmu_is_nested(vcpu) && !fault->nested_page_fault) |
357 | vcpu->arch.nested_mmu.inject_page_fault(vcpu, fault); | |
d4f8cf66 | 358 | else |
6389ee94 | 359 | vcpu->arch.mmu.inject_page_fault(vcpu, fault); |
d4f8cf66 JR |
360 | } |
361 | ||
3419ffc8 SY |
362 | void kvm_inject_nmi(struct kvm_vcpu *vcpu) |
363 | { | |
7460fb4a AK |
364 | atomic_inc(&vcpu->arch.nmi_queued); |
365 | kvm_make_request(KVM_REQ_NMI, vcpu); | |
3419ffc8 SY |
366 | } |
367 | EXPORT_SYMBOL_GPL(kvm_inject_nmi); | |
368 | ||
298101da AK |
369 | void kvm_queue_exception_e(struct kvm_vcpu *vcpu, unsigned nr, u32 error_code) |
370 | { | |
ce7ddec4 | 371 | kvm_multiple_exception(vcpu, nr, true, error_code, false); |
298101da AK |
372 | } |
373 | EXPORT_SYMBOL_GPL(kvm_queue_exception_e); | |
374 | ||
ce7ddec4 JR |
375 | void kvm_requeue_exception_e(struct kvm_vcpu *vcpu, unsigned nr, u32 error_code) |
376 | { | |
377 | kvm_multiple_exception(vcpu, nr, true, error_code, true); | |
378 | } | |
379 | EXPORT_SYMBOL_GPL(kvm_requeue_exception_e); | |
380 | ||
0a79b009 AK |
381 | /* |
382 | * Checks if cpl <= required_cpl; if true, return true. Otherwise queue | |
383 | * a #GP and return false. | |
384 | */ | |
385 | bool kvm_require_cpl(struct kvm_vcpu *vcpu, int required_cpl) | |
298101da | 386 | { |
0a79b009 AK |
387 | if (kvm_x86_ops->get_cpl(vcpu) <= required_cpl) |
388 | return true; | |
389 | kvm_queue_exception_e(vcpu, GP_VECTOR, 0); | |
390 | return false; | |
298101da | 391 | } |
0a79b009 | 392 | EXPORT_SYMBOL_GPL(kvm_require_cpl); |
298101da | 393 | |
ec92fe44 JR |
394 | /* |
395 | * This function will be used to read from the physical memory of the currently | |
396 | * running guest. The difference to kvm_read_guest_page is that this function | |
397 | * can read from guest physical or from the guest's guest physical memory. | |
398 | */ | |
399 | int kvm_read_guest_page_mmu(struct kvm_vcpu *vcpu, struct kvm_mmu *mmu, | |
400 | gfn_t ngfn, void *data, int offset, int len, | |
401 | u32 access) | |
402 | { | |
403 | gfn_t real_gfn; | |
404 | gpa_t ngpa; | |
405 | ||
406 | ngpa = gfn_to_gpa(ngfn); | |
407 | real_gfn = mmu->translate_gpa(vcpu, ngpa, access); | |
408 | if (real_gfn == UNMAPPED_GVA) | |
409 | return -EFAULT; | |
410 | ||
411 | real_gfn = gpa_to_gfn(real_gfn); | |
412 | ||
413 | return kvm_read_guest_page(vcpu->kvm, real_gfn, data, offset, len); | |
414 | } | |
415 | EXPORT_SYMBOL_GPL(kvm_read_guest_page_mmu); | |
416 | ||
3d06b8bf JR |
417 | int kvm_read_nested_guest_page(struct kvm_vcpu *vcpu, gfn_t gfn, |
418 | void *data, int offset, int len, u32 access) | |
419 | { | |
420 | return kvm_read_guest_page_mmu(vcpu, vcpu->arch.walk_mmu, gfn, | |
421 | data, offset, len, access); | |
422 | } | |
423 | ||
a03490ed CO |
424 | /* |
425 | * Load the pae pdptrs. Return true is they are all valid. | |
426 | */ | |
ff03a073 | 427 | int load_pdptrs(struct kvm_vcpu *vcpu, struct kvm_mmu *mmu, unsigned long cr3) |
a03490ed CO |
428 | { |
429 | gfn_t pdpt_gfn = cr3 >> PAGE_SHIFT; | |
430 | unsigned offset = ((cr3 & (PAGE_SIZE-1)) >> 5) << 2; | |
431 | int i; | |
432 | int ret; | |
ff03a073 | 433 | u64 pdpte[ARRAY_SIZE(mmu->pdptrs)]; |
a03490ed | 434 | |
ff03a073 JR |
435 | ret = kvm_read_guest_page_mmu(vcpu, mmu, pdpt_gfn, pdpte, |
436 | offset * sizeof(u64), sizeof(pdpte), | |
437 | PFERR_USER_MASK|PFERR_WRITE_MASK); | |
a03490ed CO |
438 | if (ret < 0) { |
439 | ret = 0; | |
440 | goto out; | |
441 | } | |
442 | for (i = 0; i < ARRAY_SIZE(pdpte); ++i) { | |
43a3795a | 443 | if (is_present_gpte(pdpte[i]) && |
20c466b5 | 444 | (pdpte[i] & vcpu->arch.mmu.rsvd_bits_mask[0][2])) { |
a03490ed CO |
445 | ret = 0; |
446 | goto out; | |
447 | } | |
448 | } | |
449 | ret = 1; | |
450 | ||
ff03a073 | 451 | memcpy(mmu->pdptrs, pdpte, sizeof(mmu->pdptrs)); |
6de4f3ad AK |
452 | __set_bit(VCPU_EXREG_PDPTR, |
453 | (unsigned long *)&vcpu->arch.regs_avail); | |
454 | __set_bit(VCPU_EXREG_PDPTR, | |
455 | (unsigned long *)&vcpu->arch.regs_dirty); | |
a03490ed | 456 | out: |
a03490ed CO |
457 | |
458 | return ret; | |
459 | } | |
cc4b6871 | 460 | EXPORT_SYMBOL_GPL(load_pdptrs); |
a03490ed | 461 | |
d835dfec AK |
462 | static bool pdptrs_changed(struct kvm_vcpu *vcpu) |
463 | { | |
ff03a073 | 464 | u64 pdpte[ARRAY_SIZE(vcpu->arch.walk_mmu->pdptrs)]; |
d835dfec | 465 | bool changed = true; |
3d06b8bf JR |
466 | int offset; |
467 | gfn_t gfn; | |
d835dfec AK |
468 | int r; |
469 | ||
470 | if (is_long_mode(vcpu) || !is_pae(vcpu)) | |
471 | return false; | |
472 | ||
6de4f3ad AK |
473 | if (!test_bit(VCPU_EXREG_PDPTR, |
474 | (unsigned long *)&vcpu->arch.regs_avail)) | |
475 | return true; | |
476 | ||
9f8fe504 AK |
477 | gfn = (kvm_read_cr3(vcpu) & ~31u) >> PAGE_SHIFT; |
478 | offset = (kvm_read_cr3(vcpu) & ~31u) & (PAGE_SIZE - 1); | |
3d06b8bf JR |
479 | r = kvm_read_nested_guest_page(vcpu, gfn, pdpte, offset, sizeof(pdpte), |
480 | PFERR_USER_MASK | PFERR_WRITE_MASK); | |
d835dfec AK |
481 | if (r < 0) |
482 | goto out; | |
ff03a073 | 483 | changed = memcmp(pdpte, vcpu->arch.walk_mmu->pdptrs, sizeof(pdpte)) != 0; |
d835dfec | 484 | out: |
d835dfec AK |
485 | |
486 | return changed; | |
487 | } | |
488 | ||
49a9b07e | 489 | int kvm_set_cr0(struct kvm_vcpu *vcpu, unsigned long cr0) |
a03490ed | 490 | { |
aad82703 SY |
491 | unsigned long old_cr0 = kvm_read_cr0(vcpu); |
492 | unsigned long update_bits = X86_CR0_PG | X86_CR0_WP | | |
493 | X86_CR0_CD | X86_CR0_NW; | |
494 | ||
f9a48e6a AK |
495 | cr0 |= X86_CR0_ET; |
496 | ||
ab344828 | 497 | #ifdef CONFIG_X86_64 |
0f12244f GN |
498 | if (cr0 & 0xffffffff00000000UL) |
499 | return 1; | |
ab344828 GN |
500 | #endif |
501 | ||
502 | cr0 &= ~CR0_RESERVED_BITS; | |
a03490ed | 503 | |
0f12244f GN |
504 | if ((cr0 & X86_CR0_NW) && !(cr0 & X86_CR0_CD)) |
505 | return 1; | |
a03490ed | 506 | |
0f12244f GN |
507 | if ((cr0 & X86_CR0_PG) && !(cr0 & X86_CR0_PE)) |
508 | return 1; | |
a03490ed CO |
509 | |
510 | if (!is_paging(vcpu) && (cr0 & X86_CR0_PG)) { | |
511 | #ifdef CONFIG_X86_64 | |
f6801dff | 512 | if ((vcpu->arch.efer & EFER_LME)) { |
a03490ed CO |
513 | int cs_db, cs_l; |
514 | ||
0f12244f GN |
515 | if (!is_pae(vcpu)) |
516 | return 1; | |
a03490ed | 517 | kvm_x86_ops->get_cs_db_l_bits(vcpu, &cs_db, &cs_l); |
0f12244f GN |
518 | if (cs_l) |
519 | return 1; | |
a03490ed CO |
520 | } else |
521 | #endif | |
ff03a073 | 522 | if (is_pae(vcpu) && !load_pdptrs(vcpu, vcpu->arch.walk_mmu, |
9f8fe504 | 523 | kvm_read_cr3(vcpu))) |
0f12244f | 524 | return 1; |
a03490ed CO |
525 | } |
526 | ||
ad756a16 MJ |
527 | if (!(cr0 & X86_CR0_PG) && kvm_read_cr4_bits(vcpu, X86_CR4_PCIDE)) |
528 | return 1; | |
529 | ||
a03490ed | 530 | kvm_x86_ops->set_cr0(vcpu, cr0); |
a03490ed | 531 | |
d170c419 | 532 | if ((cr0 ^ old_cr0) & X86_CR0_PG) { |
e5f3f027 | 533 | kvm_clear_async_pf_completion_queue(vcpu); |
d170c419 LJ |
534 | kvm_async_pf_hash_reset(vcpu); |
535 | } | |
e5f3f027 | 536 | |
aad82703 SY |
537 | if ((cr0 ^ old_cr0) & update_bits) |
538 | kvm_mmu_reset_context(vcpu); | |
0f12244f GN |
539 | return 0; |
540 | } | |
2d3ad1f4 | 541 | EXPORT_SYMBOL_GPL(kvm_set_cr0); |
a03490ed | 542 | |
2d3ad1f4 | 543 | void kvm_lmsw(struct kvm_vcpu *vcpu, unsigned long msw) |
a03490ed | 544 | { |
49a9b07e | 545 | (void)kvm_set_cr0(vcpu, kvm_read_cr0_bits(vcpu, ~0x0eul) | (msw & 0x0f)); |
a03490ed | 546 | } |
2d3ad1f4 | 547 | EXPORT_SYMBOL_GPL(kvm_lmsw); |
a03490ed | 548 | |
2acf923e DC |
549 | int __kvm_set_xcr(struct kvm_vcpu *vcpu, u32 index, u64 xcr) |
550 | { | |
551 | u64 xcr0; | |
552 | ||
553 | /* Only support XCR_XFEATURE_ENABLED_MASK(xcr0) now */ | |
554 | if (index != XCR_XFEATURE_ENABLED_MASK) | |
555 | return 1; | |
556 | xcr0 = xcr; | |
557 | if (kvm_x86_ops->get_cpl(vcpu) != 0) | |
558 | return 1; | |
559 | if (!(xcr0 & XSTATE_FP)) | |
560 | return 1; | |
561 | if ((xcr0 & XSTATE_YMM) && !(xcr0 & XSTATE_SSE)) | |
562 | return 1; | |
563 | if (xcr0 & ~host_xcr0) | |
564 | return 1; | |
565 | vcpu->arch.xcr0 = xcr0; | |
566 | vcpu->guest_xcr0_loaded = 0; | |
567 | return 0; | |
568 | } | |
569 | ||
570 | int kvm_set_xcr(struct kvm_vcpu *vcpu, u32 index, u64 xcr) | |
571 | { | |
572 | if (__kvm_set_xcr(vcpu, index, xcr)) { | |
573 | kvm_inject_gp(vcpu, 0); | |
574 | return 1; | |
575 | } | |
576 | return 0; | |
577 | } | |
578 | EXPORT_SYMBOL_GPL(kvm_set_xcr); | |
579 | ||
a83b29c6 | 580 | int kvm_set_cr4(struct kvm_vcpu *vcpu, unsigned long cr4) |
a03490ed | 581 | { |
fc78f519 | 582 | unsigned long old_cr4 = kvm_read_cr4(vcpu); |
c68b734f YW |
583 | unsigned long pdptr_bits = X86_CR4_PGE | X86_CR4_PSE | |
584 | X86_CR4_PAE | X86_CR4_SMEP; | |
0f12244f GN |
585 | if (cr4 & CR4_RESERVED_BITS) |
586 | return 1; | |
a03490ed | 587 | |
2acf923e DC |
588 | if (!guest_cpuid_has_xsave(vcpu) && (cr4 & X86_CR4_OSXSAVE)) |
589 | return 1; | |
590 | ||
c68b734f YW |
591 | if (!guest_cpuid_has_smep(vcpu) && (cr4 & X86_CR4_SMEP)) |
592 | return 1; | |
593 | ||
74dc2b4f YW |
594 | if (!guest_cpuid_has_fsgsbase(vcpu) && (cr4 & X86_CR4_RDWRGSFS)) |
595 | return 1; | |
596 | ||
a03490ed | 597 | if (is_long_mode(vcpu)) { |
0f12244f GN |
598 | if (!(cr4 & X86_CR4_PAE)) |
599 | return 1; | |
a2edf57f AK |
600 | } else if (is_paging(vcpu) && (cr4 & X86_CR4_PAE) |
601 | && ((cr4 ^ old_cr4) & pdptr_bits) | |
9f8fe504 AK |
602 | && !load_pdptrs(vcpu, vcpu->arch.walk_mmu, |
603 | kvm_read_cr3(vcpu))) | |
0f12244f GN |
604 | return 1; |
605 | ||
ad756a16 MJ |
606 | if ((cr4 & X86_CR4_PCIDE) && !(old_cr4 & X86_CR4_PCIDE)) { |
607 | if (!guest_cpuid_has_pcid(vcpu)) | |
608 | return 1; | |
609 | ||
610 | /* PCID can not be enabled when cr3[11:0]!=000H or EFER.LMA=0 */ | |
611 | if ((kvm_read_cr3(vcpu) & X86_CR3_PCID_MASK) || !is_long_mode(vcpu)) | |
612 | return 1; | |
613 | } | |
614 | ||
5e1746d6 | 615 | if (kvm_x86_ops->set_cr4(vcpu, cr4)) |
0f12244f | 616 | return 1; |
a03490ed | 617 | |
ad756a16 MJ |
618 | if (((cr4 ^ old_cr4) & pdptr_bits) || |
619 | (!(cr4 & X86_CR4_PCIDE) && (old_cr4 & X86_CR4_PCIDE))) | |
aad82703 | 620 | kvm_mmu_reset_context(vcpu); |
0f12244f | 621 | |
2acf923e | 622 | if ((cr4 ^ old_cr4) & X86_CR4_OSXSAVE) |
00b27a3e | 623 | kvm_update_cpuid(vcpu); |
2acf923e | 624 | |
0f12244f GN |
625 | return 0; |
626 | } | |
2d3ad1f4 | 627 | EXPORT_SYMBOL_GPL(kvm_set_cr4); |
a03490ed | 628 | |
2390218b | 629 | int kvm_set_cr3(struct kvm_vcpu *vcpu, unsigned long cr3) |
a03490ed | 630 | { |
9f8fe504 | 631 | if (cr3 == kvm_read_cr3(vcpu) && !pdptrs_changed(vcpu)) { |
0ba73cda | 632 | kvm_mmu_sync_roots(vcpu); |
d835dfec | 633 | kvm_mmu_flush_tlb(vcpu); |
0f12244f | 634 | return 0; |
d835dfec AK |
635 | } |
636 | ||
a03490ed | 637 | if (is_long_mode(vcpu)) { |
ad756a16 MJ |
638 | if (kvm_read_cr4(vcpu) & X86_CR4_PCIDE) { |
639 | if (cr3 & CR3_PCID_ENABLED_RESERVED_BITS) | |
640 | return 1; | |
641 | } else | |
642 | if (cr3 & CR3_L_MODE_RESERVED_BITS) | |
643 | return 1; | |
a03490ed CO |
644 | } else { |
645 | if (is_pae(vcpu)) { | |
0f12244f GN |
646 | if (cr3 & CR3_PAE_RESERVED_BITS) |
647 | return 1; | |
ff03a073 JR |
648 | if (is_paging(vcpu) && |
649 | !load_pdptrs(vcpu, vcpu->arch.walk_mmu, cr3)) | |
0f12244f | 650 | return 1; |
a03490ed CO |
651 | } |
652 | /* | |
653 | * We don't check reserved bits in nonpae mode, because | |
654 | * this isn't enforced, and VMware depends on this. | |
655 | */ | |
656 | } | |
657 | ||
a03490ed CO |
658 | /* |
659 | * Does the new cr3 value map to physical memory? (Note, we | |
660 | * catch an invalid cr3 even in real-mode, because it would | |
661 | * cause trouble later on when we turn on paging anyway.) | |
662 | * | |
663 | * A real CPU would silently accept an invalid cr3 and would | |
664 | * attempt to use it - with largely undefined (and often hard | |
665 | * to debug) behavior on the guest side. | |
666 | */ | |
667 | if (unlikely(!gfn_to_memslot(vcpu->kvm, cr3 >> PAGE_SHIFT))) | |
0f12244f GN |
668 | return 1; |
669 | vcpu->arch.cr3 = cr3; | |
aff48baa | 670 | __set_bit(VCPU_EXREG_CR3, (ulong *)&vcpu->arch.regs_avail); |
0f12244f GN |
671 | vcpu->arch.mmu.new_cr3(vcpu); |
672 | return 0; | |
673 | } | |
2d3ad1f4 | 674 | EXPORT_SYMBOL_GPL(kvm_set_cr3); |
a03490ed | 675 | |
eea1cff9 | 676 | int kvm_set_cr8(struct kvm_vcpu *vcpu, unsigned long cr8) |
a03490ed | 677 | { |
0f12244f GN |
678 | if (cr8 & CR8_RESERVED_BITS) |
679 | return 1; | |
a03490ed CO |
680 | if (irqchip_in_kernel(vcpu->kvm)) |
681 | kvm_lapic_set_tpr(vcpu, cr8); | |
682 | else | |
ad312c7c | 683 | vcpu->arch.cr8 = cr8; |
0f12244f GN |
684 | return 0; |
685 | } | |
2d3ad1f4 | 686 | EXPORT_SYMBOL_GPL(kvm_set_cr8); |
a03490ed | 687 | |
2d3ad1f4 | 688 | unsigned long kvm_get_cr8(struct kvm_vcpu *vcpu) |
a03490ed CO |
689 | { |
690 | if (irqchip_in_kernel(vcpu->kvm)) | |
691 | return kvm_lapic_get_cr8(vcpu); | |
692 | else | |
ad312c7c | 693 | return vcpu->arch.cr8; |
a03490ed | 694 | } |
2d3ad1f4 | 695 | EXPORT_SYMBOL_GPL(kvm_get_cr8); |
a03490ed | 696 | |
c8639010 JK |
697 | static void kvm_update_dr7(struct kvm_vcpu *vcpu) |
698 | { | |
699 | unsigned long dr7; | |
700 | ||
701 | if (vcpu->guest_debug & KVM_GUESTDBG_USE_HW_BP) | |
702 | dr7 = vcpu->arch.guest_debug_dr7; | |
703 | else | |
704 | dr7 = vcpu->arch.dr7; | |
705 | kvm_x86_ops->set_dr7(vcpu, dr7); | |
706 | vcpu->arch.switch_db_regs = (dr7 & DR7_BP_EN_MASK); | |
707 | } | |
708 | ||
338dbc97 | 709 | static int __kvm_set_dr(struct kvm_vcpu *vcpu, int dr, unsigned long val) |
020df079 GN |
710 | { |
711 | switch (dr) { | |
712 | case 0 ... 3: | |
713 | vcpu->arch.db[dr] = val; | |
714 | if (!(vcpu->guest_debug & KVM_GUESTDBG_USE_HW_BP)) | |
715 | vcpu->arch.eff_db[dr] = val; | |
716 | break; | |
717 | case 4: | |
338dbc97 GN |
718 | if (kvm_read_cr4_bits(vcpu, X86_CR4_DE)) |
719 | return 1; /* #UD */ | |
020df079 GN |
720 | /* fall through */ |
721 | case 6: | |
338dbc97 GN |
722 | if (val & 0xffffffff00000000ULL) |
723 | return -1; /* #GP */ | |
020df079 GN |
724 | vcpu->arch.dr6 = (val & DR6_VOLATILE) | DR6_FIXED_1; |
725 | break; | |
726 | case 5: | |
338dbc97 GN |
727 | if (kvm_read_cr4_bits(vcpu, X86_CR4_DE)) |
728 | return 1; /* #UD */ | |
020df079 GN |
729 | /* fall through */ |
730 | default: /* 7 */ | |
338dbc97 GN |
731 | if (val & 0xffffffff00000000ULL) |
732 | return -1; /* #GP */ | |
020df079 | 733 | vcpu->arch.dr7 = (val & DR7_VOLATILE) | DR7_FIXED_1; |
c8639010 | 734 | kvm_update_dr7(vcpu); |
020df079 GN |
735 | break; |
736 | } | |
737 | ||
738 | return 0; | |
739 | } | |
338dbc97 GN |
740 | |
741 | int kvm_set_dr(struct kvm_vcpu *vcpu, int dr, unsigned long val) | |
742 | { | |
743 | int res; | |
744 | ||
745 | res = __kvm_set_dr(vcpu, dr, val); | |
746 | if (res > 0) | |
747 | kvm_queue_exception(vcpu, UD_VECTOR); | |
748 | else if (res < 0) | |
749 | kvm_inject_gp(vcpu, 0); | |
750 | ||
751 | return res; | |
752 | } | |
020df079 GN |
753 | EXPORT_SYMBOL_GPL(kvm_set_dr); |
754 | ||
338dbc97 | 755 | static int _kvm_get_dr(struct kvm_vcpu *vcpu, int dr, unsigned long *val) |
020df079 GN |
756 | { |
757 | switch (dr) { | |
758 | case 0 ... 3: | |
759 | *val = vcpu->arch.db[dr]; | |
760 | break; | |
761 | case 4: | |
338dbc97 | 762 | if (kvm_read_cr4_bits(vcpu, X86_CR4_DE)) |
020df079 | 763 | return 1; |
020df079 GN |
764 | /* fall through */ |
765 | case 6: | |
766 | *val = vcpu->arch.dr6; | |
767 | break; | |
768 | case 5: | |
338dbc97 | 769 | if (kvm_read_cr4_bits(vcpu, X86_CR4_DE)) |
020df079 | 770 | return 1; |
020df079 GN |
771 | /* fall through */ |
772 | default: /* 7 */ | |
773 | *val = vcpu->arch.dr7; | |
774 | break; | |
775 | } | |
776 | ||
777 | return 0; | |
778 | } | |
338dbc97 GN |
779 | |
780 | int kvm_get_dr(struct kvm_vcpu *vcpu, int dr, unsigned long *val) | |
781 | { | |
782 | if (_kvm_get_dr(vcpu, dr, val)) { | |
783 | kvm_queue_exception(vcpu, UD_VECTOR); | |
784 | return 1; | |
785 | } | |
786 | return 0; | |
787 | } | |
020df079 GN |
788 | EXPORT_SYMBOL_GPL(kvm_get_dr); |
789 | ||
022cd0e8 AK |
790 | bool kvm_rdpmc(struct kvm_vcpu *vcpu) |
791 | { | |
792 | u32 ecx = kvm_register_read(vcpu, VCPU_REGS_RCX); | |
793 | u64 data; | |
794 | int err; | |
795 | ||
796 | err = kvm_pmu_read_pmc(vcpu, ecx, &data); | |
797 | if (err) | |
798 | return err; | |
799 | kvm_register_write(vcpu, VCPU_REGS_RAX, (u32)data); | |
800 | kvm_register_write(vcpu, VCPU_REGS_RDX, data >> 32); | |
801 | return err; | |
802 | } | |
803 | EXPORT_SYMBOL_GPL(kvm_rdpmc); | |
804 | ||
043405e1 CO |
805 | /* |
806 | * List of msr numbers which we expose to userspace through KVM_GET_MSRS | |
807 | * and KVM_SET_MSRS, and KVM_GET_MSR_INDEX_LIST. | |
808 | * | |
809 | * This list is modified at module load time to reflect the | |
e3267cbb GC |
810 | * capabilities of the host cpu. This capabilities test skips MSRs that are |
811 | * kvm-specific. Those are put in the beginning of the list. | |
043405e1 | 812 | */ |
e3267cbb | 813 | |
439793d4 | 814 | #define KVM_SAVE_MSRS_BEGIN 10 |
043405e1 | 815 | static u32 msrs_to_save[] = { |
e3267cbb | 816 | MSR_KVM_SYSTEM_TIME, MSR_KVM_WALL_CLOCK, |
11c6bffa | 817 | MSR_KVM_SYSTEM_TIME_NEW, MSR_KVM_WALL_CLOCK_NEW, |
55cd8e5a | 818 | HV_X64_MSR_GUEST_OS_ID, HV_X64_MSR_HYPERCALL, |
c9aaa895 | 819 | HV_X64_MSR_APIC_ASSIST_PAGE, MSR_KVM_ASYNC_PF_EN, MSR_KVM_STEAL_TIME, |
ae7a2a3f | 820 | MSR_KVM_PV_EOI_EN, |
043405e1 | 821 | MSR_IA32_SYSENTER_CS, MSR_IA32_SYSENTER_ESP, MSR_IA32_SYSENTER_EIP, |
8c06585d | 822 | MSR_STAR, |
043405e1 CO |
823 | #ifdef CONFIG_X86_64 |
824 | MSR_CSTAR, MSR_KERNEL_GS_BASE, MSR_SYSCALL_MASK, MSR_LSTAR, | |
825 | #endif | |
e90aa41e | 826 | MSR_IA32_TSC, MSR_IA32_CR_PAT, MSR_VM_HSAVE_PA |
043405e1 CO |
827 | }; |
828 | ||
829 | static unsigned num_msrs_to_save; | |
830 | ||
f1d24831 | 831 | static const u32 emulated_msrs[] = { |
a3e06bbe | 832 | MSR_IA32_TSCDEADLINE, |
043405e1 | 833 | MSR_IA32_MISC_ENABLE, |
908e75f3 AK |
834 | MSR_IA32_MCG_STATUS, |
835 | MSR_IA32_MCG_CTL, | |
043405e1 CO |
836 | }; |
837 | ||
b69e8cae | 838 | static int set_efer(struct kvm_vcpu *vcpu, u64 efer) |
15c4a640 | 839 | { |
aad82703 SY |
840 | u64 old_efer = vcpu->arch.efer; |
841 | ||
b69e8cae RJ |
842 | if (efer & efer_reserved_bits) |
843 | return 1; | |
15c4a640 CO |
844 | |
845 | if (is_paging(vcpu) | |
b69e8cae RJ |
846 | && (vcpu->arch.efer & EFER_LME) != (efer & EFER_LME)) |
847 | return 1; | |
15c4a640 | 848 | |
1b2fd70c AG |
849 | if (efer & EFER_FFXSR) { |
850 | struct kvm_cpuid_entry2 *feat; | |
851 | ||
852 | feat = kvm_find_cpuid_entry(vcpu, 0x80000001, 0); | |
b69e8cae RJ |
853 | if (!feat || !(feat->edx & bit(X86_FEATURE_FXSR_OPT))) |
854 | return 1; | |
1b2fd70c AG |
855 | } |
856 | ||
d8017474 AG |
857 | if (efer & EFER_SVME) { |
858 | struct kvm_cpuid_entry2 *feat; | |
859 | ||
860 | feat = kvm_find_cpuid_entry(vcpu, 0x80000001, 0); | |
b69e8cae RJ |
861 | if (!feat || !(feat->ecx & bit(X86_FEATURE_SVM))) |
862 | return 1; | |
d8017474 AG |
863 | } |
864 | ||
15c4a640 | 865 | efer &= ~EFER_LMA; |
f6801dff | 866 | efer |= vcpu->arch.efer & EFER_LMA; |
15c4a640 | 867 | |
a3d204e2 SY |
868 | kvm_x86_ops->set_efer(vcpu, efer); |
869 | ||
9645bb56 | 870 | vcpu->arch.mmu.base_role.nxe = (efer & EFER_NX) && !tdp_enabled; |
b69e8cae | 871 | |
aad82703 SY |
872 | /* Update reserved bits */ |
873 | if ((efer ^ old_efer) & EFER_NX) | |
874 | kvm_mmu_reset_context(vcpu); | |
875 | ||
b69e8cae | 876 | return 0; |
15c4a640 CO |
877 | } |
878 | ||
f2b4b7dd JR |
879 | void kvm_enable_efer_bits(u64 mask) |
880 | { | |
881 | efer_reserved_bits &= ~mask; | |
882 | } | |
883 | EXPORT_SYMBOL_GPL(kvm_enable_efer_bits); | |
884 | ||
885 | ||
15c4a640 CO |
886 | /* |
887 | * Writes msr value into into the appropriate "register". | |
888 | * Returns 0 on success, non-0 otherwise. | |
889 | * Assumes vcpu_load() was already called. | |
890 | */ | |
891 | int kvm_set_msr(struct kvm_vcpu *vcpu, u32 msr_index, u64 data) | |
892 | { | |
893 | return kvm_x86_ops->set_msr(vcpu, msr_index, data); | |
894 | } | |
895 | ||
313a3dc7 CO |
896 | /* |
897 | * Adapt set_msr() to msr_io()'s calling convention | |
898 | */ | |
899 | static int do_set_msr(struct kvm_vcpu *vcpu, unsigned index, u64 *data) | |
900 | { | |
901 | return kvm_set_msr(vcpu, index, *data); | |
902 | } | |
903 | ||
18068523 GOC |
904 | static void kvm_write_wall_clock(struct kvm *kvm, gpa_t wall_clock) |
905 | { | |
9ed3c444 AK |
906 | int version; |
907 | int r; | |
50d0a0f9 | 908 | struct pvclock_wall_clock wc; |
923de3cf | 909 | struct timespec boot; |
18068523 GOC |
910 | |
911 | if (!wall_clock) | |
912 | return; | |
913 | ||
9ed3c444 AK |
914 | r = kvm_read_guest(kvm, wall_clock, &version, sizeof(version)); |
915 | if (r) | |
916 | return; | |
917 | ||
918 | if (version & 1) | |
919 | ++version; /* first time write, random junk */ | |
920 | ||
921 | ++version; | |
18068523 | 922 | |
18068523 GOC |
923 | kvm_write_guest(kvm, wall_clock, &version, sizeof(version)); |
924 | ||
50d0a0f9 GH |
925 | /* |
926 | * The guest calculates current wall clock time by adding | |
34c238a1 | 927 | * system time (updated by kvm_guest_time_update below) to the |
50d0a0f9 GH |
928 | * wall clock specified here. guest system time equals host |
929 | * system time for us, thus we must fill in host boot time here. | |
930 | */ | |
923de3cf | 931 | getboottime(&boot); |
50d0a0f9 | 932 | |
4b648665 BR |
933 | if (kvm->arch.kvmclock_offset) { |
934 | struct timespec ts = ns_to_timespec(kvm->arch.kvmclock_offset); | |
935 | boot = timespec_sub(boot, ts); | |
936 | } | |
50d0a0f9 GH |
937 | wc.sec = boot.tv_sec; |
938 | wc.nsec = boot.tv_nsec; | |
939 | wc.version = version; | |
18068523 GOC |
940 | |
941 | kvm_write_guest(kvm, wall_clock, &wc, sizeof(wc)); | |
942 | ||
943 | version++; | |
944 | kvm_write_guest(kvm, wall_clock, &version, sizeof(version)); | |
18068523 GOC |
945 | } |
946 | ||
50d0a0f9 GH |
947 | static uint32_t div_frac(uint32_t dividend, uint32_t divisor) |
948 | { | |
949 | uint32_t quotient, remainder; | |
950 | ||
951 | /* Don't try to replace with do_div(), this one calculates | |
952 | * "(dividend << 32) / divisor" */ | |
953 | __asm__ ( "divl %4" | |
954 | : "=a" (quotient), "=d" (remainder) | |
955 | : "0" (0), "1" (dividend), "r" (divisor) ); | |
956 | return quotient; | |
957 | } | |
958 | ||
5f4e3f88 ZA |
959 | static void kvm_get_time_scale(uint32_t scaled_khz, uint32_t base_khz, |
960 | s8 *pshift, u32 *pmultiplier) | |
50d0a0f9 | 961 | { |
5f4e3f88 | 962 | uint64_t scaled64; |
50d0a0f9 GH |
963 | int32_t shift = 0; |
964 | uint64_t tps64; | |
965 | uint32_t tps32; | |
966 | ||
5f4e3f88 ZA |
967 | tps64 = base_khz * 1000LL; |
968 | scaled64 = scaled_khz * 1000LL; | |
50933623 | 969 | while (tps64 > scaled64*2 || tps64 & 0xffffffff00000000ULL) { |
50d0a0f9 GH |
970 | tps64 >>= 1; |
971 | shift--; | |
972 | } | |
973 | ||
974 | tps32 = (uint32_t)tps64; | |
50933623 JK |
975 | while (tps32 <= scaled64 || scaled64 & 0xffffffff00000000ULL) { |
976 | if (scaled64 & 0xffffffff00000000ULL || tps32 & 0x80000000) | |
5f4e3f88 ZA |
977 | scaled64 >>= 1; |
978 | else | |
979 | tps32 <<= 1; | |
50d0a0f9 GH |
980 | shift++; |
981 | } | |
982 | ||
5f4e3f88 ZA |
983 | *pshift = shift; |
984 | *pmultiplier = div_frac(scaled64, tps32); | |
50d0a0f9 | 985 | |
5f4e3f88 ZA |
986 | pr_debug("%s: base_khz %u => %u, shift %d, mul %u\n", |
987 | __func__, base_khz, scaled_khz, shift, *pmultiplier); | |
50d0a0f9 GH |
988 | } |
989 | ||
759379dd ZA |
990 | static inline u64 get_kernel_ns(void) |
991 | { | |
992 | struct timespec ts; | |
993 | ||
994 | WARN_ON(preemptible()); | |
995 | ktime_get_ts(&ts); | |
996 | monotonic_to_bootbased(&ts); | |
997 | return timespec_to_ns(&ts); | |
50d0a0f9 GH |
998 | } |
999 | ||
c8076604 | 1000 | static DEFINE_PER_CPU(unsigned long, cpu_tsc_khz); |
c285545f | 1001 | unsigned long max_tsc_khz; |
c8076604 | 1002 | |
cc578287 | 1003 | static inline u64 nsec_to_cycles(struct kvm_vcpu *vcpu, u64 nsec) |
8cfdc000 | 1004 | { |
cc578287 ZA |
1005 | return pvclock_scale_delta(nsec, vcpu->arch.virtual_tsc_mult, |
1006 | vcpu->arch.virtual_tsc_shift); | |
8cfdc000 ZA |
1007 | } |
1008 | ||
cc578287 | 1009 | static u32 adjust_tsc_khz(u32 khz, s32 ppm) |
1e993611 | 1010 | { |
cc578287 ZA |
1011 | u64 v = (u64)khz * (1000000 + ppm); |
1012 | do_div(v, 1000000); | |
1013 | return v; | |
1e993611 JR |
1014 | } |
1015 | ||
cc578287 | 1016 | static void kvm_set_tsc_khz(struct kvm_vcpu *vcpu, u32 this_tsc_khz) |
759379dd | 1017 | { |
cc578287 ZA |
1018 | u32 thresh_lo, thresh_hi; |
1019 | int use_scaling = 0; | |
217fc9cf | 1020 | |
c285545f ZA |
1021 | /* Compute a scale to convert nanoseconds in TSC cycles */ |
1022 | kvm_get_time_scale(this_tsc_khz, NSEC_PER_SEC / 1000, | |
cc578287 ZA |
1023 | &vcpu->arch.virtual_tsc_shift, |
1024 | &vcpu->arch.virtual_tsc_mult); | |
1025 | vcpu->arch.virtual_tsc_khz = this_tsc_khz; | |
1026 | ||
1027 | /* | |
1028 | * Compute the variation in TSC rate which is acceptable | |
1029 | * within the range of tolerance and decide if the | |
1030 | * rate being applied is within that bounds of the hardware | |
1031 | * rate. If so, no scaling or compensation need be done. | |
1032 | */ | |
1033 | thresh_lo = adjust_tsc_khz(tsc_khz, -tsc_tolerance_ppm); | |
1034 | thresh_hi = adjust_tsc_khz(tsc_khz, tsc_tolerance_ppm); | |
1035 | if (this_tsc_khz < thresh_lo || this_tsc_khz > thresh_hi) { | |
1036 | pr_debug("kvm: requested TSC rate %u falls outside tolerance [%u,%u]\n", this_tsc_khz, thresh_lo, thresh_hi); | |
1037 | use_scaling = 1; | |
1038 | } | |
1039 | kvm_x86_ops->set_tsc_khz(vcpu, this_tsc_khz, use_scaling); | |
c285545f ZA |
1040 | } |
1041 | ||
1042 | static u64 compute_guest_tsc(struct kvm_vcpu *vcpu, s64 kernel_ns) | |
1043 | { | |
e26101b1 | 1044 | u64 tsc = pvclock_scale_delta(kernel_ns-vcpu->arch.this_tsc_nsec, |
cc578287 ZA |
1045 | vcpu->arch.virtual_tsc_mult, |
1046 | vcpu->arch.virtual_tsc_shift); | |
e26101b1 | 1047 | tsc += vcpu->arch.this_tsc_write; |
c285545f ZA |
1048 | return tsc; |
1049 | } | |
1050 | ||
99e3e30a ZA |
1051 | void kvm_write_tsc(struct kvm_vcpu *vcpu, u64 data) |
1052 | { | |
1053 | struct kvm *kvm = vcpu->kvm; | |
f38e098f | 1054 | u64 offset, ns, elapsed; |
99e3e30a | 1055 | unsigned long flags; |
02626b6a | 1056 | s64 usdiff; |
99e3e30a | 1057 | |
038f8c11 | 1058 | raw_spin_lock_irqsave(&kvm->arch.tsc_write_lock, flags); |
857e4099 | 1059 | offset = kvm_x86_ops->compute_tsc_offset(vcpu, data); |
759379dd | 1060 | ns = get_kernel_ns(); |
f38e098f | 1061 | elapsed = ns - kvm->arch.last_tsc_nsec; |
5d3cb0f6 ZA |
1062 | |
1063 | /* n.b - signed multiplication and division required */ | |
02626b6a | 1064 | usdiff = data - kvm->arch.last_tsc_write; |
5d3cb0f6 | 1065 | #ifdef CONFIG_X86_64 |
02626b6a | 1066 | usdiff = (usdiff * 1000) / vcpu->arch.virtual_tsc_khz; |
5d3cb0f6 ZA |
1067 | #else |
1068 | /* do_div() only does unsigned */ | |
1069 | asm("idivl %2; xor %%edx, %%edx" | |
02626b6a MT |
1070 | : "=A"(usdiff) |
1071 | : "A"(usdiff * 1000), "rm"(vcpu->arch.virtual_tsc_khz)); | |
5d3cb0f6 | 1072 | #endif |
02626b6a MT |
1073 | do_div(elapsed, 1000); |
1074 | usdiff -= elapsed; | |
1075 | if (usdiff < 0) | |
1076 | usdiff = -usdiff; | |
f38e098f ZA |
1077 | |
1078 | /* | |
5d3cb0f6 ZA |
1079 | * Special case: TSC write with a small delta (1 second) of virtual |
1080 | * cycle time against real time is interpreted as an attempt to | |
1081 | * synchronize the CPU. | |
1082 | * | |
1083 | * For a reliable TSC, we can match TSC offsets, and for an unstable | |
1084 | * TSC, we add elapsed time in this computation. We could let the | |
1085 | * compensation code attempt to catch up if we fall behind, but | |
1086 | * it's better to try to match offsets from the beginning. | |
1087 | */ | |
02626b6a | 1088 | if (usdiff < USEC_PER_SEC && |
5d3cb0f6 | 1089 | vcpu->arch.virtual_tsc_khz == kvm->arch.last_tsc_khz) { |
f38e098f | 1090 | if (!check_tsc_unstable()) { |
e26101b1 | 1091 | offset = kvm->arch.cur_tsc_offset; |
f38e098f ZA |
1092 | pr_debug("kvm: matched tsc offset for %llu\n", data); |
1093 | } else { | |
857e4099 | 1094 | u64 delta = nsec_to_cycles(vcpu, elapsed); |
5d3cb0f6 ZA |
1095 | data += delta; |
1096 | offset = kvm_x86_ops->compute_tsc_offset(vcpu, data); | |
759379dd | 1097 | pr_debug("kvm: adjusted tsc offset by %llu\n", delta); |
f38e098f | 1098 | } |
e26101b1 ZA |
1099 | } else { |
1100 | /* | |
1101 | * We split periods of matched TSC writes into generations. | |
1102 | * For each generation, we track the original measured | |
1103 | * nanosecond time, offset, and write, so if TSCs are in | |
1104 | * sync, we can match exact offset, and if not, we can match | |
4a969980 | 1105 | * exact software computation in compute_guest_tsc() |
e26101b1 ZA |
1106 | * |
1107 | * These values are tracked in kvm->arch.cur_xxx variables. | |
1108 | */ | |
1109 | kvm->arch.cur_tsc_generation++; | |
1110 | kvm->arch.cur_tsc_nsec = ns; | |
1111 | kvm->arch.cur_tsc_write = data; | |
1112 | kvm->arch.cur_tsc_offset = offset; | |
1113 | pr_debug("kvm: new tsc generation %u, clock %llu\n", | |
1114 | kvm->arch.cur_tsc_generation, data); | |
f38e098f | 1115 | } |
e26101b1 ZA |
1116 | |
1117 | /* | |
1118 | * We also track th most recent recorded KHZ, write and time to | |
1119 | * allow the matching interval to be extended at each write. | |
1120 | */ | |
f38e098f ZA |
1121 | kvm->arch.last_tsc_nsec = ns; |
1122 | kvm->arch.last_tsc_write = data; | |
5d3cb0f6 | 1123 | kvm->arch.last_tsc_khz = vcpu->arch.virtual_tsc_khz; |
99e3e30a ZA |
1124 | |
1125 | /* Reset of TSC must disable overshoot protection below */ | |
1126 | vcpu->arch.hv_clock.tsc_timestamp = 0; | |
b183aa58 | 1127 | vcpu->arch.last_guest_tsc = data; |
e26101b1 ZA |
1128 | |
1129 | /* Keep track of which generation this VCPU has synchronized to */ | |
1130 | vcpu->arch.this_tsc_generation = kvm->arch.cur_tsc_generation; | |
1131 | vcpu->arch.this_tsc_nsec = kvm->arch.cur_tsc_nsec; | |
1132 | vcpu->arch.this_tsc_write = kvm->arch.cur_tsc_write; | |
1133 | ||
1134 | kvm_x86_ops->write_tsc_offset(vcpu, offset); | |
1135 | raw_spin_unlock_irqrestore(&kvm->arch.tsc_write_lock, flags); | |
99e3e30a | 1136 | } |
e26101b1 | 1137 | |
99e3e30a ZA |
1138 | EXPORT_SYMBOL_GPL(kvm_write_tsc); |
1139 | ||
34c238a1 | 1140 | static int kvm_guest_time_update(struct kvm_vcpu *v) |
18068523 | 1141 | { |
18068523 GOC |
1142 | unsigned long flags; |
1143 | struct kvm_vcpu_arch *vcpu = &v->arch; | |
1144 | void *shared_kaddr; | |
463656c0 | 1145 | unsigned long this_tsc_khz; |
1d5f066e ZA |
1146 | s64 kernel_ns, max_kernel_ns; |
1147 | u64 tsc_timestamp; | |
51d59c6b | 1148 | u8 pvclock_flags; |
18068523 | 1149 | |
18068523 GOC |
1150 | /* Keep irq disabled to prevent changes to the clock */ |
1151 | local_irq_save(flags); | |
d5c1785d | 1152 | tsc_timestamp = kvm_x86_ops->read_l1_tsc(v); |
759379dd | 1153 | kernel_ns = get_kernel_ns(); |
cc578287 | 1154 | this_tsc_khz = __get_cpu_var(cpu_tsc_khz); |
8cfdc000 | 1155 | if (unlikely(this_tsc_khz == 0)) { |
c285545f | 1156 | local_irq_restore(flags); |
34c238a1 | 1157 | kvm_make_request(KVM_REQ_CLOCK_UPDATE, v); |
8cfdc000 ZA |
1158 | return 1; |
1159 | } | |
18068523 | 1160 | |
c285545f ZA |
1161 | /* |
1162 | * We may have to catch up the TSC to match elapsed wall clock | |
1163 | * time for two reasons, even if kvmclock is used. | |
1164 | * 1) CPU could have been running below the maximum TSC rate | |
1165 | * 2) Broken TSC compensation resets the base at each VCPU | |
1166 | * entry to avoid unknown leaps of TSC even when running | |
1167 | * again on the same CPU. This may cause apparent elapsed | |
1168 | * time to disappear, and the guest to stand still or run | |
1169 | * very slowly. | |
1170 | */ | |
1171 | if (vcpu->tsc_catchup) { | |
1172 | u64 tsc = compute_guest_tsc(v, kernel_ns); | |
1173 | if (tsc > tsc_timestamp) { | |
f1e2b260 | 1174 | adjust_tsc_offset_guest(v, tsc - tsc_timestamp); |
c285545f ZA |
1175 | tsc_timestamp = tsc; |
1176 | } | |
50d0a0f9 GH |
1177 | } |
1178 | ||
18068523 GOC |
1179 | local_irq_restore(flags); |
1180 | ||
c285545f ZA |
1181 | if (!vcpu->time_page) |
1182 | return 0; | |
18068523 | 1183 | |
1d5f066e ZA |
1184 | /* |
1185 | * Time as measured by the TSC may go backwards when resetting the base | |
1186 | * tsc_timestamp. The reason for this is that the TSC resolution is | |
1187 | * higher than the resolution of the other clock scales. Thus, many | |
1188 | * possible measurments of the TSC correspond to one measurement of any | |
1189 | * other clock, and so a spread of values is possible. This is not a | |
1190 | * problem for the computation of the nanosecond clock; with TSC rates | |
1191 | * around 1GHZ, there can only be a few cycles which correspond to one | |
1192 | * nanosecond value, and any path through this code will inevitably | |
1193 | * take longer than that. However, with the kernel_ns value itself, | |
1194 | * the precision may be much lower, down to HZ granularity. If the | |
1195 | * first sampling of TSC against kernel_ns ends in the low part of the | |
1196 | * range, and the second in the high end of the range, we can get: | |
1197 | * | |
1198 | * (TSC - offset_low) * S + kns_old > (TSC - offset_high) * S + kns_new | |
1199 | * | |
1200 | * As the sampling errors potentially range in the thousands of cycles, | |
1201 | * it is possible such a time value has already been observed by the | |
1202 | * guest. To protect against this, we must compute the system time as | |
1203 | * observed by the guest and ensure the new system time is greater. | |
1204 | */ | |
1205 | max_kernel_ns = 0; | |
b183aa58 | 1206 | if (vcpu->hv_clock.tsc_timestamp) { |
1d5f066e ZA |
1207 | max_kernel_ns = vcpu->last_guest_tsc - |
1208 | vcpu->hv_clock.tsc_timestamp; | |
1209 | max_kernel_ns = pvclock_scale_delta(max_kernel_ns, | |
1210 | vcpu->hv_clock.tsc_to_system_mul, | |
1211 | vcpu->hv_clock.tsc_shift); | |
1212 | max_kernel_ns += vcpu->last_kernel_ns; | |
1213 | } | |
afbcf7ab | 1214 | |
e48672fa | 1215 | if (unlikely(vcpu->hw_tsc_khz != this_tsc_khz)) { |
5f4e3f88 ZA |
1216 | kvm_get_time_scale(NSEC_PER_SEC / 1000, this_tsc_khz, |
1217 | &vcpu->hv_clock.tsc_shift, | |
1218 | &vcpu->hv_clock.tsc_to_system_mul); | |
e48672fa | 1219 | vcpu->hw_tsc_khz = this_tsc_khz; |
8cfdc000 ZA |
1220 | } |
1221 | ||
1d5f066e ZA |
1222 | if (max_kernel_ns > kernel_ns) |
1223 | kernel_ns = max_kernel_ns; | |
1224 | ||
8cfdc000 | 1225 | /* With all the info we got, fill in the values */ |
1d5f066e | 1226 | vcpu->hv_clock.tsc_timestamp = tsc_timestamp; |
759379dd | 1227 | vcpu->hv_clock.system_time = kernel_ns + v->kvm->arch.kvmclock_offset; |
1d5f066e | 1228 | vcpu->last_kernel_ns = kernel_ns; |
28e4639a | 1229 | vcpu->last_guest_tsc = tsc_timestamp; |
51d59c6b MT |
1230 | |
1231 | pvclock_flags = 0; | |
1232 | if (vcpu->pvclock_set_guest_stopped_request) { | |
1233 | pvclock_flags |= PVCLOCK_GUEST_STOPPED; | |
1234 | vcpu->pvclock_set_guest_stopped_request = false; | |
1235 | } | |
1236 | ||
1237 | vcpu->hv_clock.flags = pvclock_flags; | |
371bcf64 | 1238 | |
18068523 GOC |
1239 | /* |
1240 | * The interface expects us to write an even number signaling that the | |
1241 | * update is finished. Since the guest won't see the intermediate | |
50d0a0f9 | 1242 | * state, we just increase by 2 at the end. |
18068523 | 1243 | */ |
50d0a0f9 | 1244 | vcpu->hv_clock.version += 2; |
18068523 | 1245 | |
8fd75e12 | 1246 | shared_kaddr = kmap_atomic(vcpu->time_page); |
18068523 GOC |
1247 | |
1248 | memcpy(shared_kaddr + vcpu->time_offset, &vcpu->hv_clock, | |
50d0a0f9 | 1249 | sizeof(vcpu->hv_clock)); |
18068523 | 1250 | |
8fd75e12 | 1251 | kunmap_atomic(shared_kaddr); |
18068523 GOC |
1252 | |
1253 | mark_page_dirty(v->kvm, vcpu->time >> PAGE_SHIFT); | |
8cfdc000 | 1254 | return 0; |
c8076604 GH |
1255 | } |
1256 | ||
9ba075a6 AK |
1257 | static bool msr_mtrr_valid(unsigned msr) |
1258 | { | |
1259 | switch (msr) { | |
1260 | case 0x200 ... 0x200 + 2 * KVM_NR_VAR_MTRR - 1: | |
1261 | case MSR_MTRRfix64K_00000: | |
1262 | case MSR_MTRRfix16K_80000: | |
1263 | case MSR_MTRRfix16K_A0000: | |
1264 | case MSR_MTRRfix4K_C0000: | |
1265 | case MSR_MTRRfix4K_C8000: | |
1266 | case MSR_MTRRfix4K_D0000: | |
1267 | case MSR_MTRRfix4K_D8000: | |
1268 | case MSR_MTRRfix4K_E0000: | |
1269 | case MSR_MTRRfix4K_E8000: | |
1270 | case MSR_MTRRfix4K_F0000: | |
1271 | case MSR_MTRRfix4K_F8000: | |
1272 | case MSR_MTRRdefType: | |
1273 | case MSR_IA32_CR_PAT: | |
1274 | return true; | |
1275 | case 0x2f8: | |
1276 | return true; | |
1277 | } | |
1278 | return false; | |
1279 | } | |
1280 | ||
d6289b93 MT |
1281 | static bool valid_pat_type(unsigned t) |
1282 | { | |
1283 | return t < 8 && (1 << t) & 0xf3; /* 0, 1, 4, 5, 6, 7 */ | |
1284 | } | |
1285 | ||
1286 | static bool valid_mtrr_type(unsigned t) | |
1287 | { | |
1288 | return t < 8 && (1 << t) & 0x73; /* 0, 1, 4, 5, 6 */ | |
1289 | } | |
1290 | ||
1291 | static bool mtrr_valid(struct kvm_vcpu *vcpu, u32 msr, u64 data) | |
1292 | { | |
1293 | int i; | |
1294 | ||
1295 | if (!msr_mtrr_valid(msr)) | |
1296 | return false; | |
1297 | ||
1298 | if (msr == MSR_IA32_CR_PAT) { | |
1299 | for (i = 0; i < 8; i++) | |
1300 | if (!valid_pat_type((data >> (i * 8)) & 0xff)) | |
1301 | return false; | |
1302 | return true; | |
1303 | } else if (msr == MSR_MTRRdefType) { | |
1304 | if (data & ~0xcff) | |
1305 | return false; | |
1306 | return valid_mtrr_type(data & 0xff); | |
1307 | } else if (msr >= MSR_MTRRfix64K_00000 && msr <= MSR_MTRRfix4K_F8000) { | |
1308 | for (i = 0; i < 8 ; i++) | |
1309 | if (!valid_mtrr_type((data >> (i * 8)) & 0xff)) | |
1310 | return false; | |
1311 | return true; | |
1312 | } | |
1313 | ||
1314 | /* variable MTRRs */ | |
1315 | return valid_mtrr_type(data & 0xff); | |
1316 | } | |
1317 | ||
9ba075a6 AK |
1318 | static int set_msr_mtrr(struct kvm_vcpu *vcpu, u32 msr, u64 data) |
1319 | { | |
0bed3b56 SY |
1320 | u64 *p = (u64 *)&vcpu->arch.mtrr_state.fixed_ranges; |
1321 | ||
d6289b93 | 1322 | if (!mtrr_valid(vcpu, msr, data)) |
9ba075a6 AK |
1323 | return 1; |
1324 | ||
0bed3b56 SY |
1325 | if (msr == MSR_MTRRdefType) { |
1326 | vcpu->arch.mtrr_state.def_type = data; | |
1327 | vcpu->arch.mtrr_state.enabled = (data & 0xc00) >> 10; | |
1328 | } else if (msr == MSR_MTRRfix64K_00000) | |
1329 | p[0] = data; | |
1330 | else if (msr == MSR_MTRRfix16K_80000 || msr == MSR_MTRRfix16K_A0000) | |
1331 | p[1 + msr - MSR_MTRRfix16K_80000] = data; | |
1332 | else if (msr >= MSR_MTRRfix4K_C0000 && msr <= MSR_MTRRfix4K_F8000) | |
1333 | p[3 + msr - MSR_MTRRfix4K_C0000] = data; | |
1334 | else if (msr == MSR_IA32_CR_PAT) | |
1335 | vcpu->arch.pat = data; | |
1336 | else { /* Variable MTRRs */ | |
1337 | int idx, is_mtrr_mask; | |
1338 | u64 *pt; | |
1339 | ||
1340 | idx = (msr - 0x200) / 2; | |
1341 | is_mtrr_mask = msr - 0x200 - 2 * idx; | |
1342 | if (!is_mtrr_mask) | |
1343 | pt = | |
1344 | (u64 *)&vcpu->arch.mtrr_state.var_ranges[idx].base_lo; | |
1345 | else | |
1346 | pt = | |
1347 | (u64 *)&vcpu->arch.mtrr_state.var_ranges[idx].mask_lo; | |
1348 | *pt = data; | |
1349 | } | |
1350 | ||
1351 | kvm_mmu_reset_context(vcpu); | |
9ba075a6 AK |
1352 | return 0; |
1353 | } | |
15c4a640 | 1354 | |
890ca9ae | 1355 | static int set_msr_mce(struct kvm_vcpu *vcpu, u32 msr, u64 data) |
15c4a640 | 1356 | { |
890ca9ae HY |
1357 | u64 mcg_cap = vcpu->arch.mcg_cap; |
1358 | unsigned bank_num = mcg_cap & 0xff; | |
1359 | ||
15c4a640 | 1360 | switch (msr) { |
15c4a640 | 1361 | case MSR_IA32_MCG_STATUS: |
890ca9ae | 1362 | vcpu->arch.mcg_status = data; |
15c4a640 | 1363 | break; |
c7ac679c | 1364 | case MSR_IA32_MCG_CTL: |
890ca9ae HY |
1365 | if (!(mcg_cap & MCG_CTL_P)) |
1366 | return 1; | |
1367 | if (data != 0 && data != ~(u64)0) | |
1368 | return -1; | |
1369 | vcpu->arch.mcg_ctl = data; | |
1370 | break; | |
1371 | default: | |
1372 | if (msr >= MSR_IA32_MC0_CTL && | |
1373 | msr < MSR_IA32_MC0_CTL + 4 * bank_num) { | |
1374 | u32 offset = msr - MSR_IA32_MC0_CTL; | |
114be429 AP |
1375 | /* only 0 or all 1s can be written to IA32_MCi_CTL |
1376 | * some Linux kernels though clear bit 10 in bank 4 to | |
1377 | * workaround a BIOS/GART TBL issue on AMD K8s, ignore | |
1378 | * this to avoid an uncatched #GP in the guest | |
1379 | */ | |
890ca9ae | 1380 | if ((offset & 0x3) == 0 && |
114be429 | 1381 | data != 0 && (data | (1 << 10)) != ~(u64)0) |
890ca9ae HY |
1382 | return -1; |
1383 | vcpu->arch.mce_banks[offset] = data; | |
1384 | break; | |
1385 | } | |
1386 | return 1; | |
1387 | } | |
1388 | return 0; | |
1389 | } | |
1390 | ||
ffde22ac ES |
1391 | static int xen_hvm_config(struct kvm_vcpu *vcpu, u64 data) |
1392 | { | |
1393 | struct kvm *kvm = vcpu->kvm; | |
1394 | int lm = is_long_mode(vcpu); | |
1395 | u8 *blob_addr = lm ? (u8 *)(long)kvm->arch.xen_hvm_config.blob_addr_64 | |
1396 | : (u8 *)(long)kvm->arch.xen_hvm_config.blob_addr_32; | |
1397 | u8 blob_size = lm ? kvm->arch.xen_hvm_config.blob_size_64 | |
1398 | : kvm->arch.xen_hvm_config.blob_size_32; | |
1399 | u32 page_num = data & ~PAGE_MASK; | |
1400 | u64 page_addr = data & PAGE_MASK; | |
1401 | u8 *page; | |
1402 | int r; | |
1403 | ||
1404 | r = -E2BIG; | |
1405 | if (page_num >= blob_size) | |
1406 | goto out; | |
1407 | r = -ENOMEM; | |
ff5c2c03 SL |
1408 | page = memdup_user(blob_addr + (page_num * PAGE_SIZE), PAGE_SIZE); |
1409 | if (IS_ERR(page)) { | |
1410 | r = PTR_ERR(page); | |
ffde22ac | 1411 | goto out; |
ff5c2c03 | 1412 | } |
ffde22ac ES |
1413 | if (kvm_write_guest(kvm, page_addr, page, PAGE_SIZE)) |
1414 | goto out_free; | |
1415 | r = 0; | |
1416 | out_free: | |
1417 | kfree(page); | |
1418 | out: | |
1419 | return r; | |
1420 | } | |
1421 | ||
55cd8e5a GN |
1422 | static bool kvm_hv_hypercall_enabled(struct kvm *kvm) |
1423 | { | |
1424 | return kvm->arch.hv_hypercall & HV_X64_MSR_HYPERCALL_ENABLE; | |
1425 | } | |
1426 | ||
1427 | static bool kvm_hv_msr_partition_wide(u32 msr) | |
1428 | { | |
1429 | bool r = false; | |
1430 | switch (msr) { | |
1431 | case HV_X64_MSR_GUEST_OS_ID: | |
1432 | case HV_X64_MSR_HYPERCALL: | |
1433 | r = true; | |
1434 | break; | |
1435 | } | |
1436 | ||
1437 | return r; | |
1438 | } | |
1439 | ||
1440 | static int set_msr_hyperv_pw(struct kvm_vcpu *vcpu, u32 msr, u64 data) | |
1441 | { | |
1442 | struct kvm *kvm = vcpu->kvm; | |
1443 | ||
1444 | switch (msr) { | |
1445 | case HV_X64_MSR_GUEST_OS_ID: | |
1446 | kvm->arch.hv_guest_os_id = data; | |
1447 | /* setting guest os id to zero disables hypercall page */ | |
1448 | if (!kvm->arch.hv_guest_os_id) | |
1449 | kvm->arch.hv_hypercall &= ~HV_X64_MSR_HYPERCALL_ENABLE; | |
1450 | break; | |
1451 | case HV_X64_MSR_HYPERCALL: { | |
1452 | u64 gfn; | |
1453 | unsigned long addr; | |
1454 | u8 instructions[4]; | |
1455 | ||
1456 | /* if guest os id is not set hypercall should remain disabled */ | |
1457 | if (!kvm->arch.hv_guest_os_id) | |
1458 | break; | |
1459 | if (!(data & HV_X64_MSR_HYPERCALL_ENABLE)) { | |
1460 | kvm->arch.hv_hypercall = data; | |
1461 | break; | |
1462 | } | |
1463 | gfn = data >> HV_X64_MSR_HYPERCALL_PAGE_ADDRESS_SHIFT; | |
1464 | addr = gfn_to_hva(kvm, gfn); | |
1465 | if (kvm_is_error_hva(addr)) | |
1466 | return 1; | |
1467 | kvm_x86_ops->patch_hypercall(vcpu, instructions); | |
1468 | ((unsigned char *)instructions)[3] = 0xc3; /* ret */ | |
8b0cedff | 1469 | if (__copy_to_user((void __user *)addr, instructions, 4)) |
55cd8e5a GN |
1470 | return 1; |
1471 | kvm->arch.hv_hypercall = data; | |
1472 | break; | |
1473 | } | |
1474 | default: | |
a737f256 CD |
1475 | vcpu_unimpl(vcpu, "HYPER-V unimplemented wrmsr: 0x%x " |
1476 | "data 0x%llx\n", msr, data); | |
55cd8e5a GN |
1477 | return 1; |
1478 | } | |
1479 | return 0; | |
1480 | } | |
1481 | ||
1482 | static int set_msr_hyperv(struct kvm_vcpu *vcpu, u32 msr, u64 data) | |
1483 | { | |
10388a07 GN |
1484 | switch (msr) { |
1485 | case HV_X64_MSR_APIC_ASSIST_PAGE: { | |
1486 | unsigned long addr; | |
55cd8e5a | 1487 | |
10388a07 GN |
1488 | if (!(data & HV_X64_MSR_APIC_ASSIST_PAGE_ENABLE)) { |
1489 | vcpu->arch.hv_vapic = data; | |
1490 | break; | |
1491 | } | |
1492 | addr = gfn_to_hva(vcpu->kvm, data >> | |
1493 | HV_X64_MSR_APIC_ASSIST_PAGE_ADDRESS_SHIFT); | |
1494 | if (kvm_is_error_hva(addr)) | |
1495 | return 1; | |
8b0cedff | 1496 | if (__clear_user((void __user *)addr, PAGE_SIZE)) |
10388a07 GN |
1497 | return 1; |
1498 | vcpu->arch.hv_vapic = data; | |
1499 | break; | |
1500 | } | |
1501 | case HV_X64_MSR_EOI: | |
1502 | return kvm_hv_vapic_msr_write(vcpu, APIC_EOI, data); | |
1503 | case HV_X64_MSR_ICR: | |
1504 | return kvm_hv_vapic_msr_write(vcpu, APIC_ICR, data); | |
1505 | case HV_X64_MSR_TPR: | |
1506 | return kvm_hv_vapic_msr_write(vcpu, APIC_TASKPRI, data); | |
1507 | default: | |
a737f256 CD |
1508 | vcpu_unimpl(vcpu, "HYPER-V unimplemented wrmsr: 0x%x " |
1509 | "data 0x%llx\n", msr, data); | |
10388a07 GN |
1510 | return 1; |
1511 | } | |
1512 | ||
1513 | return 0; | |
55cd8e5a GN |
1514 | } |
1515 | ||
344d9588 GN |
1516 | static int kvm_pv_enable_async_pf(struct kvm_vcpu *vcpu, u64 data) |
1517 | { | |
1518 | gpa_t gpa = data & ~0x3f; | |
1519 | ||
4a969980 | 1520 | /* Bits 2:5 are reserved, Should be zero */ |
6adba527 | 1521 | if (data & 0x3c) |
344d9588 GN |
1522 | return 1; |
1523 | ||
1524 | vcpu->arch.apf.msr_val = data; | |
1525 | ||
1526 | if (!(data & KVM_ASYNC_PF_ENABLED)) { | |
1527 | kvm_clear_async_pf_completion_queue(vcpu); | |
1528 | kvm_async_pf_hash_reset(vcpu); | |
1529 | return 0; | |
1530 | } | |
1531 | ||
1532 | if (kvm_gfn_to_hva_cache_init(vcpu->kvm, &vcpu->arch.apf.data, gpa)) | |
1533 | return 1; | |
1534 | ||
6adba527 | 1535 | vcpu->arch.apf.send_user_only = !(data & KVM_ASYNC_PF_SEND_ALWAYS); |
344d9588 GN |
1536 | kvm_async_pf_wakeup_all(vcpu); |
1537 | return 0; | |
1538 | } | |
1539 | ||
12f9a48f GC |
1540 | static void kvmclock_reset(struct kvm_vcpu *vcpu) |
1541 | { | |
1542 | if (vcpu->arch.time_page) { | |
1543 | kvm_release_page_dirty(vcpu->arch.time_page); | |
1544 | vcpu->arch.time_page = NULL; | |
1545 | } | |
1546 | } | |
1547 | ||
c9aaa895 GC |
1548 | static void accumulate_steal_time(struct kvm_vcpu *vcpu) |
1549 | { | |
1550 | u64 delta; | |
1551 | ||
1552 | if (!(vcpu->arch.st.msr_val & KVM_MSR_ENABLED)) | |
1553 | return; | |
1554 | ||
1555 | delta = current->sched_info.run_delay - vcpu->arch.st.last_steal; | |
1556 | vcpu->arch.st.last_steal = current->sched_info.run_delay; | |
1557 | vcpu->arch.st.accum_steal = delta; | |
1558 | } | |
1559 | ||
1560 | static void record_steal_time(struct kvm_vcpu *vcpu) | |
1561 | { | |
1562 | if (!(vcpu->arch.st.msr_val & KVM_MSR_ENABLED)) | |
1563 | return; | |
1564 | ||
1565 | if (unlikely(kvm_read_guest_cached(vcpu->kvm, &vcpu->arch.st.stime, | |
1566 | &vcpu->arch.st.steal, sizeof(struct kvm_steal_time)))) | |
1567 | return; | |
1568 | ||
1569 | vcpu->arch.st.steal.steal += vcpu->arch.st.accum_steal; | |
1570 | vcpu->arch.st.steal.version += 2; | |
1571 | vcpu->arch.st.accum_steal = 0; | |
1572 | ||
1573 | kvm_write_guest_cached(vcpu->kvm, &vcpu->arch.st.stime, | |
1574 | &vcpu->arch.st.steal, sizeof(struct kvm_steal_time)); | |
1575 | } | |
1576 | ||
15c4a640 CO |
1577 | int kvm_set_msr_common(struct kvm_vcpu *vcpu, u32 msr, u64 data) |
1578 | { | |
5753785f GN |
1579 | bool pr = false; |
1580 | ||
15c4a640 | 1581 | switch (msr) { |
15c4a640 | 1582 | case MSR_EFER: |
b69e8cae | 1583 | return set_efer(vcpu, data); |
8f1589d9 AP |
1584 | case MSR_K7_HWCR: |
1585 | data &= ~(u64)0x40; /* ignore flush filter disable */ | |
82494028 | 1586 | data &= ~(u64)0x100; /* ignore ignne emulation enable */ |
a223c313 | 1587 | data &= ~(u64)0x8; /* ignore TLB cache disable */ |
8f1589d9 | 1588 | if (data != 0) { |
a737f256 CD |
1589 | vcpu_unimpl(vcpu, "unimplemented HWCR wrmsr: 0x%llx\n", |
1590 | data); | |
8f1589d9 AP |
1591 | return 1; |
1592 | } | |
15c4a640 | 1593 | break; |
f7c6d140 AP |
1594 | case MSR_FAM10H_MMIO_CONF_BASE: |
1595 | if (data != 0) { | |
a737f256 CD |
1596 | vcpu_unimpl(vcpu, "unimplemented MMIO_CONF_BASE wrmsr: " |
1597 | "0x%llx\n", data); | |
f7c6d140 AP |
1598 | return 1; |
1599 | } | |
15c4a640 | 1600 | break; |
c323c0e5 | 1601 | case MSR_AMD64_NB_CFG: |
c7ac679c | 1602 | break; |
b5e2fec0 AG |
1603 | case MSR_IA32_DEBUGCTLMSR: |
1604 | if (!data) { | |
1605 | /* We support the non-activated case already */ | |
1606 | break; | |
1607 | } else if (data & ~(DEBUGCTLMSR_LBR | DEBUGCTLMSR_BTF)) { | |
1608 | /* Values other than LBR and BTF are vendor-specific, | |
1609 | thus reserved and should throw a #GP */ | |
1610 | return 1; | |
1611 | } | |
a737f256 CD |
1612 | vcpu_unimpl(vcpu, "%s: MSR_IA32_DEBUGCTLMSR 0x%llx, nop\n", |
1613 | __func__, data); | |
b5e2fec0 | 1614 | break; |
15c4a640 CO |
1615 | case MSR_IA32_UCODE_REV: |
1616 | case MSR_IA32_UCODE_WRITE: | |
61a6bd67 | 1617 | case MSR_VM_HSAVE_PA: |
6098ca93 | 1618 | case MSR_AMD64_PATCH_LOADER: |
15c4a640 | 1619 | break; |
9ba075a6 AK |
1620 | case 0x200 ... 0x2ff: |
1621 | return set_msr_mtrr(vcpu, msr, data); | |
15c4a640 CO |
1622 | case MSR_IA32_APICBASE: |
1623 | kvm_set_apic_base(vcpu, data); | |
1624 | break; | |
0105d1a5 GN |
1625 | case APIC_BASE_MSR ... APIC_BASE_MSR + 0x3ff: |
1626 | return kvm_x2apic_msr_write(vcpu, msr, data); | |
a3e06bbe LJ |
1627 | case MSR_IA32_TSCDEADLINE: |
1628 | kvm_set_lapic_tscdeadline_msr(vcpu, data); | |
1629 | break; | |
15c4a640 | 1630 | case MSR_IA32_MISC_ENABLE: |
ad312c7c | 1631 | vcpu->arch.ia32_misc_enable_msr = data; |
15c4a640 | 1632 | break; |
11c6bffa | 1633 | case MSR_KVM_WALL_CLOCK_NEW: |
18068523 GOC |
1634 | case MSR_KVM_WALL_CLOCK: |
1635 | vcpu->kvm->arch.wall_clock = data; | |
1636 | kvm_write_wall_clock(vcpu->kvm, data); | |
1637 | break; | |
11c6bffa | 1638 | case MSR_KVM_SYSTEM_TIME_NEW: |
18068523 | 1639 | case MSR_KVM_SYSTEM_TIME: { |
12f9a48f | 1640 | kvmclock_reset(vcpu); |
18068523 GOC |
1641 | |
1642 | vcpu->arch.time = data; | |
c285545f | 1643 | kvm_make_request(KVM_REQ_CLOCK_UPDATE, vcpu); |
18068523 GOC |
1644 | |
1645 | /* we verify if the enable bit is set... */ | |
1646 | if (!(data & 1)) | |
1647 | break; | |
1648 | ||
1649 | /* ...but clean it before doing the actual write */ | |
1650 | vcpu->arch.time_offset = data & ~(PAGE_MASK | 1); | |
1651 | ||
18068523 GOC |
1652 | vcpu->arch.time_page = |
1653 | gfn_to_page(vcpu->kvm, data >> PAGE_SHIFT); | |
18068523 | 1654 | |
32cad84f | 1655 | if (is_error_page(vcpu->arch.time_page)) |
18068523 | 1656 | vcpu->arch.time_page = NULL; |
32cad84f | 1657 | |
18068523 GOC |
1658 | break; |
1659 | } | |
344d9588 GN |
1660 | case MSR_KVM_ASYNC_PF_EN: |
1661 | if (kvm_pv_enable_async_pf(vcpu, data)) | |
1662 | return 1; | |
1663 | break; | |
c9aaa895 GC |
1664 | case MSR_KVM_STEAL_TIME: |
1665 | ||
1666 | if (unlikely(!sched_info_on())) | |
1667 | return 1; | |
1668 | ||
1669 | if (data & KVM_STEAL_RESERVED_MASK) | |
1670 | return 1; | |
1671 | ||
1672 | if (kvm_gfn_to_hva_cache_init(vcpu->kvm, &vcpu->arch.st.stime, | |
1673 | data & KVM_STEAL_VALID_BITS)) | |
1674 | return 1; | |
1675 | ||
1676 | vcpu->arch.st.msr_val = data; | |
1677 | ||
1678 | if (!(data & KVM_MSR_ENABLED)) | |
1679 | break; | |
1680 | ||
1681 | vcpu->arch.st.last_steal = current->sched_info.run_delay; | |
1682 | ||
1683 | preempt_disable(); | |
1684 | accumulate_steal_time(vcpu); | |
1685 | preempt_enable(); | |
1686 | ||
1687 | kvm_make_request(KVM_REQ_STEAL_UPDATE, vcpu); | |
1688 | ||
1689 | break; | |
ae7a2a3f MT |
1690 | case MSR_KVM_PV_EOI_EN: |
1691 | if (kvm_lapic_enable_pv_eoi(vcpu, data)) | |
1692 | return 1; | |
1693 | break; | |
c9aaa895 | 1694 | |
890ca9ae HY |
1695 | case MSR_IA32_MCG_CTL: |
1696 | case MSR_IA32_MCG_STATUS: | |
1697 | case MSR_IA32_MC0_CTL ... MSR_IA32_MC0_CTL + 4 * KVM_MAX_MCE_BANKS - 1: | |
1698 | return set_msr_mce(vcpu, msr, data); | |
71db6023 AP |
1699 | |
1700 | /* Performance counters are not protected by a CPUID bit, | |
1701 | * so we should check all of them in the generic path for the sake of | |
1702 | * cross vendor migration. | |
1703 | * Writing a zero into the event select MSRs disables them, | |
1704 | * which we perfectly emulate ;-). Any other value should be at least | |
1705 | * reported, some guests depend on them. | |
1706 | */ | |
71db6023 AP |
1707 | case MSR_K7_EVNTSEL0: |
1708 | case MSR_K7_EVNTSEL1: | |
1709 | case MSR_K7_EVNTSEL2: | |
1710 | case MSR_K7_EVNTSEL3: | |
1711 | if (data != 0) | |
a737f256 CD |
1712 | vcpu_unimpl(vcpu, "unimplemented perfctr wrmsr: " |
1713 | "0x%x data 0x%llx\n", msr, data); | |
71db6023 AP |
1714 | break; |
1715 | /* at least RHEL 4 unconditionally writes to the perfctr registers, | |
1716 | * so we ignore writes to make it happy. | |
1717 | */ | |
71db6023 AP |
1718 | case MSR_K7_PERFCTR0: |
1719 | case MSR_K7_PERFCTR1: | |
1720 | case MSR_K7_PERFCTR2: | |
1721 | case MSR_K7_PERFCTR3: | |
a737f256 CD |
1722 | vcpu_unimpl(vcpu, "unimplemented perfctr wrmsr: " |
1723 | "0x%x data 0x%llx\n", msr, data); | |
71db6023 | 1724 | break; |
5753785f GN |
1725 | case MSR_P6_PERFCTR0: |
1726 | case MSR_P6_PERFCTR1: | |
1727 | pr = true; | |
1728 | case MSR_P6_EVNTSEL0: | |
1729 | case MSR_P6_EVNTSEL1: | |
1730 | if (kvm_pmu_msr(vcpu, msr)) | |
1731 | return kvm_pmu_set_msr(vcpu, msr, data); | |
1732 | ||
1733 | if (pr || data != 0) | |
a737f256 CD |
1734 | vcpu_unimpl(vcpu, "disabled perfctr wrmsr: " |
1735 | "0x%x data 0x%llx\n", msr, data); | |
5753785f | 1736 | break; |
84e0cefa JS |
1737 | case MSR_K7_CLK_CTL: |
1738 | /* | |
1739 | * Ignore all writes to this no longer documented MSR. | |
1740 | * Writes are only relevant for old K7 processors, | |
1741 | * all pre-dating SVM, but a recommended workaround from | |
4a969980 | 1742 | * AMD for these chips. It is possible to specify the |
84e0cefa JS |
1743 | * affected processor models on the command line, hence |
1744 | * the need to ignore the workaround. | |
1745 | */ | |
1746 | break; | |
55cd8e5a GN |
1747 | case HV_X64_MSR_GUEST_OS_ID ... HV_X64_MSR_SINT15: |
1748 | if (kvm_hv_msr_partition_wide(msr)) { | |
1749 | int r; | |
1750 | mutex_lock(&vcpu->kvm->lock); | |
1751 | r = set_msr_hyperv_pw(vcpu, msr, data); | |
1752 | mutex_unlock(&vcpu->kvm->lock); | |
1753 | return r; | |
1754 | } else | |
1755 | return set_msr_hyperv(vcpu, msr, data); | |
1756 | break; | |
91c9c3ed | 1757 | case MSR_IA32_BBL_CR_CTL3: |
1758 | /* Drop writes to this legacy MSR -- see rdmsr | |
1759 | * counterpart for further detail. | |
1760 | */ | |
a737f256 | 1761 | vcpu_unimpl(vcpu, "ignored wrmsr: 0x%x data %llx\n", msr, data); |
91c9c3ed | 1762 | break; |
2b036c6b BO |
1763 | case MSR_AMD64_OSVW_ID_LENGTH: |
1764 | if (!guest_cpuid_has_osvw(vcpu)) | |
1765 | return 1; | |
1766 | vcpu->arch.osvw.length = data; | |
1767 | break; | |
1768 | case MSR_AMD64_OSVW_STATUS: | |
1769 | if (!guest_cpuid_has_osvw(vcpu)) | |
1770 | return 1; | |
1771 | vcpu->arch.osvw.status = data; | |
1772 | break; | |
15c4a640 | 1773 | default: |
ffde22ac ES |
1774 | if (msr && (msr == vcpu->kvm->arch.xen_hvm_config.msr)) |
1775 | return xen_hvm_config(vcpu, data); | |
f5132b01 GN |
1776 | if (kvm_pmu_msr(vcpu, msr)) |
1777 | return kvm_pmu_set_msr(vcpu, msr, data); | |
ed85c068 | 1778 | if (!ignore_msrs) { |
a737f256 CD |
1779 | vcpu_unimpl(vcpu, "unhandled wrmsr: 0x%x data %llx\n", |
1780 | msr, data); | |
ed85c068 AP |
1781 | return 1; |
1782 | } else { | |
a737f256 CD |
1783 | vcpu_unimpl(vcpu, "ignored wrmsr: 0x%x data %llx\n", |
1784 | msr, data); | |
ed85c068 AP |
1785 | break; |
1786 | } | |
15c4a640 CO |
1787 | } |
1788 | return 0; | |
1789 | } | |
1790 | EXPORT_SYMBOL_GPL(kvm_set_msr_common); | |
1791 | ||
1792 | ||
1793 | /* | |
1794 | * Reads an msr value (of 'msr_index') into 'pdata'. | |
1795 | * Returns 0 on success, non-0 otherwise. | |
1796 | * Assumes vcpu_load() was already called. | |
1797 | */ | |
1798 | int kvm_get_msr(struct kvm_vcpu *vcpu, u32 msr_index, u64 *pdata) | |
1799 | { | |
1800 | return kvm_x86_ops->get_msr(vcpu, msr_index, pdata); | |
1801 | } | |
1802 | ||
9ba075a6 AK |
1803 | static int get_msr_mtrr(struct kvm_vcpu *vcpu, u32 msr, u64 *pdata) |
1804 | { | |
0bed3b56 SY |
1805 | u64 *p = (u64 *)&vcpu->arch.mtrr_state.fixed_ranges; |
1806 | ||
9ba075a6 AK |
1807 | if (!msr_mtrr_valid(msr)) |
1808 | return 1; | |
1809 | ||
0bed3b56 SY |
1810 | if (msr == MSR_MTRRdefType) |
1811 | *pdata = vcpu->arch.mtrr_state.def_type + | |
1812 | (vcpu->arch.mtrr_state.enabled << 10); | |
1813 | else if (msr == MSR_MTRRfix64K_00000) | |
1814 | *pdata = p[0]; | |
1815 | else if (msr == MSR_MTRRfix16K_80000 || msr == MSR_MTRRfix16K_A0000) | |
1816 | *pdata = p[1 + msr - MSR_MTRRfix16K_80000]; | |
1817 | else if (msr >= MSR_MTRRfix4K_C0000 && msr <= MSR_MTRRfix4K_F8000) | |
1818 | *pdata = p[3 + msr - MSR_MTRRfix4K_C0000]; | |
1819 | else if (msr == MSR_IA32_CR_PAT) | |
1820 | *pdata = vcpu->arch.pat; | |
1821 | else { /* Variable MTRRs */ | |
1822 | int idx, is_mtrr_mask; | |
1823 | u64 *pt; | |
1824 | ||
1825 | idx = (msr - 0x200) / 2; | |
1826 | is_mtrr_mask = msr - 0x200 - 2 * idx; | |
1827 | if (!is_mtrr_mask) | |
1828 | pt = | |
1829 | (u64 *)&vcpu->arch.mtrr_state.var_ranges[idx].base_lo; | |
1830 | else | |
1831 | pt = | |
1832 | (u64 *)&vcpu->arch.mtrr_state.var_ranges[idx].mask_lo; | |
1833 | *pdata = *pt; | |
1834 | } | |
1835 | ||
9ba075a6 AK |
1836 | return 0; |
1837 | } | |
1838 | ||
890ca9ae | 1839 | static int get_msr_mce(struct kvm_vcpu *vcpu, u32 msr, u64 *pdata) |
15c4a640 CO |
1840 | { |
1841 | u64 data; | |
890ca9ae HY |
1842 | u64 mcg_cap = vcpu->arch.mcg_cap; |
1843 | unsigned bank_num = mcg_cap & 0xff; | |
15c4a640 CO |
1844 | |
1845 | switch (msr) { | |
15c4a640 CO |
1846 | case MSR_IA32_P5_MC_ADDR: |
1847 | case MSR_IA32_P5_MC_TYPE: | |
890ca9ae HY |
1848 | data = 0; |
1849 | break; | |
15c4a640 | 1850 | case MSR_IA32_MCG_CAP: |
890ca9ae HY |
1851 | data = vcpu->arch.mcg_cap; |
1852 | break; | |
c7ac679c | 1853 | case MSR_IA32_MCG_CTL: |
890ca9ae HY |
1854 | if (!(mcg_cap & MCG_CTL_P)) |
1855 | return 1; | |
1856 | data = vcpu->arch.mcg_ctl; | |
1857 | break; | |
1858 | case MSR_IA32_MCG_STATUS: | |
1859 | data = vcpu->arch.mcg_status; | |
1860 | break; | |
1861 | default: | |
1862 | if (msr >= MSR_IA32_MC0_CTL && | |
1863 | msr < MSR_IA32_MC0_CTL + 4 * bank_num) { | |
1864 | u32 offset = msr - MSR_IA32_MC0_CTL; | |
1865 | data = vcpu->arch.mce_banks[offset]; | |
1866 | break; | |
1867 | } | |
1868 | return 1; | |
1869 | } | |
1870 | *pdata = data; | |
1871 | return 0; | |
1872 | } | |
1873 | ||
55cd8e5a GN |
1874 | static int get_msr_hyperv_pw(struct kvm_vcpu *vcpu, u32 msr, u64 *pdata) |
1875 | { | |
1876 | u64 data = 0; | |
1877 | struct kvm *kvm = vcpu->kvm; | |
1878 | ||
1879 | switch (msr) { | |
1880 | case HV_X64_MSR_GUEST_OS_ID: | |
1881 | data = kvm->arch.hv_guest_os_id; | |
1882 | break; | |
1883 | case HV_X64_MSR_HYPERCALL: | |
1884 | data = kvm->arch.hv_hypercall; | |
1885 | break; | |
1886 | default: | |
a737f256 | 1887 | vcpu_unimpl(vcpu, "Hyper-V unhandled rdmsr: 0x%x\n", msr); |
55cd8e5a GN |
1888 | return 1; |
1889 | } | |
1890 | ||
1891 | *pdata = data; | |
1892 | return 0; | |
1893 | } | |
1894 | ||
1895 | static int get_msr_hyperv(struct kvm_vcpu *vcpu, u32 msr, u64 *pdata) | |
1896 | { | |
1897 | u64 data = 0; | |
1898 | ||
1899 | switch (msr) { | |
1900 | case HV_X64_MSR_VP_INDEX: { | |
1901 | int r; | |
1902 | struct kvm_vcpu *v; | |
1903 | kvm_for_each_vcpu(r, v, vcpu->kvm) | |
1904 | if (v == vcpu) | |
1905 | data = r; | |
1906 | break; | |
1907 | } | |
10388a07 GN |
1908 | case HV_X64_MSR_EOI: |
1909 | return kvm_hv_vapic_msr_read(vcpu, APIC_EOI, pdata); | |
1910 | case HV_X64_MSR_ICR: | |
1911 | return kvm_hv_vapic_msr_read(vcpu, APIC_ICR, pdata); | |
1912 | case HV_X64_MSR_TPR: | |
1913 | return kvm_hv_vapic_msr_read(vcpu, APIC_TASKPRI, pdata); | |
14fa67ee | 1914 | case HV_X64_MSR_APIC_ASSIST_PAGE: |
d1613ad5 MW |
1915 | data = vcpu->arch.hv_vapic; |
1916 | break; | |
55cd8e5a | 1917 | default: |
a737f256 | 1918 | vcpu_unimpl(vcpu, "Hyper-V unhandled rdmsr: 0x%x\n", msr); |
55cd8e5a GN |
1919 | return 1; |
1920 | } | |
1921 | *pdata = data; | |
1922 | return 0; | |
1923 | } | |
1924 | ||
890ca9ae HY |
1925 | int kvm_get_msr_common(struct kvm_vcpu *vcpu, u32 msr, u64 *pdata) |
1926 | { | |
1927 | u64 data; | |
1928 | ||
1929 | switch (msr) { | |
890ca9ae | 1930 | case MSR_IA32_PLATFORM_ID: |
15c4a640 | 1931 | case MSR_IA32_EBL_CR_POWERON: |
b5e2fec0 AG |
1932 | case MSR_IA32_DEBUGCTLMSR: |
1933 | case MSR_IA32_LASTBRANCHFROMIP: | |
1934 | case MSR_IA32_LASTBRANCHTOIP: | |
1935 | case MSR_IA32_LASTINTFROMIP: | |
1936 | case MSR_IA32_LASTINTTOIP: | |
60af2ecd JSR |
1937 | case MSR_K8_SYSCFG: |
1938 | case MSR_K7_HWCR: | |
61a6bd67 | 1939 | case MSR_VM_HSAVE_PA: |
9e699624 | 1940 | case MSR_K7_EVNTSEL0: |
1f3ee616 | 1941 | case MSR_K7_PERFCTR0: |
1fdbd48c | 1942 | case MSR_K8_INT_PENDING_MSG: |
c323c0e5 | 1943 | case MSR_AMD64_NB_CFG: |
f7c6d140 | 1944 | case MSR_FAM10H_MMIO_CONF_BASE: |
15c4a640 CO |
1945 | data = 0; |
1946 | break; | |
5753785f GN |
1947 | case MSR_P6_PERFCTR0: |
1948 | case MSR_P6_PERFCTR1: | |
1949 | case MSR_P6_EVNTSEL0: | |
1950 | case MSR_P6_EVNTSEL1: | |
1951 | if (kvm_pmu_msr(vcpu, msr)) | |
1952 | return kvm_pmu_get_msr(vcpu, msr, pdata); | |
1953 | data = 0; | |
1954 | break; | |
742bc670 MT |
1955 | case MSR_IA32_UCODE_REV: |
1956 | data = 0x100000000ULL; | |
1957 | break; | |
9ba075a6 AK |
1958 | case MSR_MTRRcap: |
1959 | data = 0x500 | KVM_NR_VAR_MTRR; | |
1960 | break; | |
1961 | case 0x200 ... 0x2ff: | |
1962 | return get_msr_mtrr(vcpu, msr, pdata); | |
15c4a640 CO |
1963 | case 0xcd: /* fsb frequency */ |
1964 | data = 3; | |
1965 | break; | |
7b914098 JS |
1966 | /* |
1967 | * MSR_EBC_FREQUENCY_ID | |
1968 | * Conservative value valid for even the basic CPU models. | |
1969 | * Models 0,1: 000 in bits 23:21 indicating a bus speed of | |
1970 | * 100MHz, model 2 000 in bits 18:16 indicating 100MHz, | |
1971 | * and 266MHz for model 3, or 4. Set Core Clock | |
1972 | * Frequency to System Bus Frequency Ratio to 1 (bits | |
1973 | * 31:24) even though these are only valid for CPU | |
1974 | * models > 2, however guests may end up dividing or | |
1975 | * multiplying by zero otherwise. | |
1976 | */ | |
1977 | case MSR_EBC_FREQUENCY_ID: | |
1978 | data = 1 << 24; | |
1979 | break; | |
15c4a640 CO |
1980 | case MSR_IA32_APICBASE: |
1981 | data = kvm_get_apic_base(vcpu); | |
1982 | break; | |
0105d1a5 GN |
1983 | case APIC_BASE_MSR ... APIC_BASE_MSR + 0x3ff: |
1984 | return kvm_x2apic_msr_read(vcpu, msr, pdata); | |
1985 | break; | |
a3e06bbe LJ |
1986 | case MSR_IA32_TSCDEADLINE: |
1987 | data = kvm_get_lapic_tscdeadline_msr(vcpu); | |
1988 | break; | |
15c4a640 | 1989 | case MSR_IA32_MISC_ENABLE: |
ad312c7c | 1990 | data = vcpu->arch.ia32_misc_enable_msr; |
15c4a640 | 1991 | break; |
847f0ad8 AG |
1992 | case MSR_IA32_PERF_STATUS: |
1993 | /* TSC increment by tick */ | |
1994 | data = 1000ULL; | |
1995 | /* CPU multiplier */ | |
1996 | data |= (((uint64_t)4ULL) << 40); | |
1997 | break; | |
15c4a640 | 1998 | case MSR_EFER: |
f6801dff | 1999 | data = vcpu->arch.efer; |
15c4a640 | 2000 | break; |
18068523 | 2001 | case MSR_KVM_WALL_CLOCK: |
11c6bffa | 2002 | case MSR_KVM_WALL_CLOCK_NEW: |
18068523 GOC |
2003 | data = vcpu->kvm->arch.wall_clock; |
2004 | break; | |
2005 | case MSR_KVM_SYSTEM_TIME: | |
11c6bffa | 2006 | case MSR_KVM_SYSTEM_TIME_NEW: |
18068523 GOC |
2007 | data = vcpu->arch.time; |
2008 | break; | |
344d9588 GN |
2009 | case MSR_KVM_ASYNC_PF_EN: |
2010 | data = vcpu->arch.apf.msr_val; | |
2011 | break; | |
c9aaa895 GC |
2012 | case MSR_KVM_STEAL_TIME: |
2013 | data = vcpu->arch.st.msr_val; | |
2014 | break; | |
1d92128f MT |
2015 | case MSR_KVM_PV_EOI_EN: |
2016 | data = vcpu->arch.pv_eoi.msr_val; | |
2017 | break; | |
890ca9ae HY |
2018 | case MSR_IA32_P5_MC_ADDR: |
2019 | case MSR_IA32_P5_MC_TYPE: | |
2020 | case MSR_IA32_MCG_CAP: | |
2021 | case MSR_IA32_MCG_CTL: | |
2022 | case MSR_IA32_MCG_STATUS: | |
2023 | case MSR_IA32_MC0_CTL ... MSR_IA32_MC0_CTL + 4 * KVM_MAX_MCE_BANKS - 1: | |
2024 | return get_msr_mce(vcpu, msr, pdata); | |
84e0cefa JS |
2025 | case MSR_K7_CLK_CTL: |
2026 | /* | |
2027 | * Provide expected ramp-up count for K7. All other | |
2028 | * are set to zero, indicating minimum divisors for | |
2029 | * every field. | |
2030 | * | |
2031 | * This prevents guest kernels on AMD host with CPU | |
2032 | * type 6, model 8 and higher from exploding due to | |
2033 | * the rdmsr failing. | |
2034 | */ | |
2035 | data = 0x20000000; | |
2036 | break; | |
55cd8e5a GN |
2037 | case HV_X64_MSR_GUEST_OS_ID ... HV_X64_MSR_SINT15: |
2038 | if (kvm_hv_msr_partition_wide(msr)) { | |
2039 | int r; | |
2040 | mutex_lock(&vcpu->kvm->lock); | |
2041 | r = get_msr_hyperv_pw(vcpu, msr, pdata); | |
2042 | mutex_unlock(&vcpu->kvm->lock); | |
2043 | return r; | |
2044 | } else | |
2045 | return get_msr_hyperv(vcpu, msr, pdata); | |
2046 | break; | |
91c9c3ed | 2047 | case MSR_IA32_BBL_CR_CTL3: |
2048 | /* This legacy MSR exists but isn't fully documented in current | |
2049 | * silicon. It is however accessed by winxp in very narrow | |
2050 | * scenarios where it sets bit #19, itself documented as | |
2051 | * a "reserved" bit. Best effort attempt to source coherent | |
2052 | * read data here should the balance of the register be | |
2053 | * interpreted by the guest: | |
2054 | * | |
2055 | * L2 cache control register 3: 64GB range, 256KB size, | |
2056 | * enabled, latency 0x1, configured | |
2057 | */ | |
2058 | data = 0xbe702111; | |
2059 | break; | |
2b036c6b BO |
2060 | case MSR_AMD64_OSVW_ID_LENGTH: |
2061 | if (!guest_cpuid_has_osvw(vcpu)) | |
2062 | return 1; | |
2063 | data = vcpu->arch.osvw.length; | |
2064 | break; | |
2065 | case MSR_AMD64_OSVW_STATUS: | |
2066 | if (!guest_cpuid_has_osvw(vcpu)) | |
2067 | return 1; | |
2068 | data = vcpu->arch.osvw.status; | |
2069 | break; | |
15c4a640 | 2070 | default: |
f5132b01 GN |
2071 | if (kvm_pmu_msr(vcpu, msr)) |
2072 | return kvm_pmu_get_msr(vcpu, msr, pdata); | |
ed85c068 | 2073 | if (!ignore_msrs) { |
a737f256 | 2074 | vcpu_unimpl(vcpu, "unhandled rdmsr: 0x%x\n", msr); |
ed85c068 AP |
2075 | return 1; |
2076 | } else { | |
a737f256 | 2077 | vcpu_unimpl(vcpu, "ignored rdmsr: 0x%x\n", msr); |
ed85c068 AP |
2078 | data = 0; |
2079 | } | |
2080 | break; | |
15c4a640 CO |
2081 | } |
2082 | *pdata = data; | |
2083 | return 0; | |
2084 | } | |
2085 | EXPORT_SYMBOL_GPL(kvm_get_msr_common); | |
2086 | ||
313a3dc7 CO |
2087 | /* |
2088 | * Read or write a bunch of msrs. All parameters are kernel addresses. | |
2089 | * | |
2090 | * @return number of msrs set successfully. | |
2091 | */ | |
2092 | static int __msr_io(struct kvm_vcpu *vcpu, struct kvm_msrs *msrs, | |
2093 | struct kvm_msr_entry *entries, | |
2094 | int (*do_msr)(struct kvm_vcpu *vcpu, | |
2095 | unsigned index, u64 *data)) | |
2096 | { | |
f656ce01 | 2097 | int i, idx; |
313a3dc7 | 2098 | |
f656ce01 | 2099 | idx = srcu_read_lock(&vcpu->kvm->srcu); |
313a3dc7 CO |
2100 | for (i = 0; i < msrs->nmsrs; ++i) |
2101 | if (do_msr(vcpu, entries[i].index, &entries[i].data)) | |
2102 | break; | |
f656ce01 | 2103 | srcu_read_unlock(&vcpu->kvm->srcu, idx); |
313a3dc7 | 2104 | |
313a3dc7 CO |
2105 | return i; |
2106 | } | |
2107 | ||
2108 | /* | |
2109 | * Read or write a bunch of msrs. Parameters are user addresses. | |
2110 | * | |
2111 | * @return number of msrs set successfully. | |
2112 | */ | |
2113 | static int msr_io(struct kvm_vcpu *vcpu, struct kvm_msrs __user *user_msrs, | |
2114 | int (*do_msr)(struct kvm_vcpu *vcpu, | |
2115 | unsigned index, u64 *data), | |
2116 | int writeback) | |
2117 | { | |
2118 | struct kvm_msrs msrs; | |
2119 | struct kvm_msr_entry *entries; | |
2120 | int r, n; | |
2121 | unsigned size; | |
2122 | ||
2123 | r = -EFAULT; | |
2124 | if (copy_from_user(&msrs, user_msrs, sizeof msrs)) | |
2125 | goto out; | |
2126 | ||
2127 | r = -E2BIG; | |
2128 | if (msrs.nmsrs >= MAX_IO_MSRS) | |
2129 | goto out; | |
2130 | ||
313a3dc7 | 2131 | size = sizeof(struct kvm_msr_entry) * msrs.nmsrs; |
ff5c2c03 SL |
2132 | entries = memdup_user(user_msrs->entries, size); |
2133 | if (IS_ERR(entries)) { | |
2134 | r = PTR_ERR(entries); | |
313a3dc7 | 2135 | goto out; |
ff5c2c03 | 2136 | } |
313a3dc7 CO |
2137 | |
2138 | r = n = __msr_io(vcpu, &msrs, entries, do_msr); | |
2139 | if (r < 0) | |
2140 | goto out_free; | |
2141 | ||
2142 | r = -EFAULT; | |
2143 | if (writeback && copy_to_user(user_msrs->entries, entries, size)) | |
2144 | goto out_free; | |
2145 | ||
2146 | r = n; | |
2147 | ||
2148 | out_free: | |
7a73c028 | 2149 | kfree(entries); |
313a3dc7 CO |
2150 | out: |
2151 | return r; | |
2152 | } | |
2153 | ||
018d00d2 ZX |
2154 | int kvm_dev_ioctl_check_extension(long ext) |
2155 | { | |
2156 | int r; | |
2157 | ||
2158 | switch (ext) { | |
2159 | case KVM_CAP_IRQCHIP: | |
2160 | case KVM_CAP_HLT: | |
2161 | case KVM_CAP_MMU_SHADOW_CACHE_CONTROL: | |
018d00d2 | 2162 | case KVM_CAP_SET_TSS_ADDR: |
07716717 | 2163 | case KVM_CAP_EXT_CPUID: |
c8076604 | 2164 | case KVM_CAP_CLOCKSOURCE: |
7837699f | 2165 | case KVM_CAP_PIT: |
a28e4f5a | 2166 | case KVM_CAP_NOP_IO_DELAY: |
62d9f0db | 2167 | case KVM_CAP_MP_STATE: |
ed848624 | 2168 | case KVM_CAP_SYNC_MMU: |
a355c85c | 2169 | case KVM_CAP_USER_NMI: |
52d939a0 | 2170 | case KVM_CAP_REINJECT_CONTROL: |
4925663a | 2171 | case KVM_CAP_IRQ_INJECT_STATUS: |
e56d532f | 2172 | case KVM_CAP_ASSIGN_DEV_IRQ: |
721eecbf | 2173 | case KVM_CAP_IRQFD: |
d34e6b17 | 2174 | case KVM_CAP_IOEVENTFD: |
c5ff41ce | 2175 | case KVM_CAP_PIT2: |
e9f42757 | 2176 | case KVM_CAP_PIT_STATE2: |
b927a3ce | 2177 | case KVM_CAP_SET_IDENTITY_MAP_ADDR: |
ffde22ac | 2178 | case KVM_CAP_XEN_HVM: |
afbcf7ab | 2179 | case KVM_CAP_ADJUST_CLOCK: |
3cfc3092 | 2180 | case KVM_CAP_VCPU_EVENTS: |
55cd8e5a | 2181 | case KVM_CAP_HYPERV: |
10388a07 | 2182 | case KVM_CAP_HYPERV_VAPIC: |
c25bc163 | 2183 | case KVM_CAP_HYPERV_SPIN: |
ab9f4ecb | 2184 | case KVM_CAP_PCI_SEGMENT: |
a1efbe77 | 2185 | case KVM_CAP_DEBUGREGS: |
d2be1651 | 2186 | case KVM_CAP_X86_ROBUST_SINGLESTEP: |
2d5b5a66 | 2187 | case KVM_CAP_XSAVE: |
344d9588 | 2188 | case KVM_CAP_ASYNC_PF: |
92a1f12d | 2189 | case KVM_CAP_GET_TSC_KHZ: |
07700a94 | 2190 | case KVM_CAP_PCI_2_3: |
1c0b28c2 | 2191 | case KVM_CAP_KVMCLOCK_CTRL: |
4d8b81ab | 2192 | case KVM_CAP_READONLY_MEM: |
7a84428a | 2193 | case KVM_CAP_IRQFD_RESAMPLE: |
018d00d2 ZX |
2194 | r = 1; |
2195 | break; | |
542472b5 LV |
2196 | case KVM_CAP_COALESCED_MMIO: |
2197 | r = KVM_COALESCED_MMIO_PAGE_OFFSET; | |
2198 | break; | |
774ead3a AK |
2199 | case KVM_CAP_VAPIC: |
2200 | r = !kvm_x86_ops->cpu_has_accelerated_tpr(); | |
2201 | break; | |
f725230a | 2202 | case KVM_CAP_NR_VCPUS: |
8c3ba334 SL |
2203 | r = KVM_SOFT_MAX_VCPUS; |
2204 | break; | |
2205 | case KVM_CAP_MAX_VCPUS: | |
f725230a AK |
2206 | r = KVM_MAX_VCPUS; |
2207 | break; | |
a988b910 AK |
2208 | case KVM_CAP_NR_MEMSLOTS: |
2209 | r = KVM_MEMORY_SLOTS; | |
2210 | break; | |
a68a6a72 MT |
2211 | case KVM_CAP_PV_MMU: /* obsolete */ |
2212 | r = 0; | |
2f333bcb | 2213 | break; |
62c476c7 | 2214 | case KVM_CAP_IOMMU: |
a1b60c1c | 2215 | r = iommu_present(&pci_bus_type); |
62c476c7 | 2216 | break; |
890ca9ae HY |
2217 | case KVM_CAP_MCE: |
2218 | r = KVM_MAX_MCE_BANKS; | |
2219 | break; | |
2d5b5a66 SY |
2220 | case KVM_CAP_XCRS: |
2221 | r = cpu_has_xsave; | |
2222 | break; | |
92a1f12d JR |
2223 | case KVM_CAP_TSC_CONTROL: |
2224 | r = kvm_has_tsc_control; | |
2225 | break; | |
4d25a066 JK |
2226 | case KVM_CAP_TSC_DEADLINE_TIMER: |
2227 | r = boot_cpu_has(X86_FEATURE_TSC_DEADLINE_TIMER); | |
2228 | break; | |
018d00d2 ZX |
2229 | default: |
2230 | r = 0; | |
2231 | break; | |
2232 | } | |
2233 | return r; | |
2234 | ||
2235 | } | |
2236 | ||
043405e1 CO |
2237 | long kvm_arch_dev_ioctl(struct file *filp, |
2238 | unsigned int ioctl, unsigned long arg) | |
2239 | { | |
2240 | void __user *argp = (void __user *)arg; | |
2241 | long r; | |
2242 | ||
2243 | switch (ioctl) { | |
2244 | case KVM_GET_MSR_INDEX_LIST: { | |
2245 | struct kvm_msr_list __user *user_msr_list = argp; | |
2246 | struct kvm_msr_list msr_list; | |
2247 | unsigned n; | |
2248 | ||
2249 | r = -EFAULT; | |
2250 | if (copy_from_user(&msr_list, user_msr_list, sizeof msr_list)) | |
2251 | goto out; | |
2252 | n = msr_list.nmsrs; | |
2253 | msr_list.nmsrs = num_msrs_to_save + ARRAY_SIZE(emulated_msrs); | |
2254 | if (copy_to_user(user_msr_list, &msr_list, sizeof msr_list)) | |
2255 | goto out; | |
2256 | r = -E2BIG; | |
e125e7b6 | 2257 | if (n < msr_list.nmsrs) |
043405e1 CO |
2258 | goto out; |
2259 | r = -EFAULT; | |
2260 | if (copy_to_user(user_msr_list->indices, &msrs_to_save, | |
2261 | num_msrs_to_save * sizeof(u32))) | |
2262 | goto out; | |
e125e7b6 | 2263 | if (copy_to_user(user_msr_list->indices + num_msrs_to_save, |
043405e1 CO |
2264 | &emulated_msrs, |
2265 | ARRAY_SIZE(emulated_msrs) * sizeof(u32))) | |
2266 | goto out; | |
2267 | r = 0; | |
2268 | break; | |
2269 | } | |
674eea0f AK |
2270 | case KVM_GET_SUPPORTED_CPUID: { |
2271 | struct kvm_cpuid2 __user *cpuid_arg = argp; | |
2272 | struct kvm_cpuid2 cpuid; | |
2273 | ||
2274 | r = -EFAULT; | |
2275 | if (copy_from_user(&cpuid, cpuid_arg, sizeof cpuid)) | |
2276 | goto out; | |
2277 | r = kvm_dev_ioctl_get_supported_cpuid(&cpuid, | |
19355475 | 2278 | cpuid_arg->entries); |
674eea0f AK |
2279 | if (r) |
2280 | goto out; | |
2281 | ||
2282 | r = -EFAULT; | |
2283 | if (copy_to_user(cpuid_arg, &cpuid, sizeof cpuid)) | |
2284 | goto out; | |
2285 | r = 0; | |
2286 | break; | |
2287 | } | |
890ca9ae HY |
2288 | case KVM_X86_GET_MCE_CAP_SUPPORTED: { |
2289 | u64 mce_cap; | |
2290 | ||
2291 | mce_cap = KVM_MCE_CAP_SUPPORTED; | |
2292 | r = -EFAULT; | |
2293 | if (copy_to_user(argp, &mce_cap, sizeof mce_cap)) | |
2294 | goto out; | |
2295 | r = 0; | |
2296 | break; | |
2297 | } | |
043405e1 CO |
2298 | default: |
2299 | r = -EINVAL; | |
2300 | } | |
2301 | out: | |
2302 | return r; | |
2303 | } | |
2304 | ||
f5f48ee1 SY |
2305 | static void wbinvd_ipi(void *garbage) |
2306 | { | |
2307 | wbinvd(); | |
2308 | } | |
2309 | ||
2310 | static bool need_emulate_wbinvd(struct kvm_vcpu *vcpu) | |
2311 | { | |
2312 | return vcpu->kvm->arch.iommu_domain && | |
2313 | !(vcpu->kvm->arch.iommu_flags & KVM_IOMMU_CACHE_COHERENCY); | |
2314 | } | |
2315 | ||
313a3dc7 CO |
2316 | void kvm_arch_vcpu_load(struct kvm_vcpu *vcpu, int cpu) |
2317 | { | |
f5f48ee1 SY |
2318 | /* Address WBINVD may be executed by guest */ |
2319 | if (need_emulate_wbinvd(vcpu)) { | |
2320 | if (kvm_x86_ops->has_wbinvd_exit()) | |
2321 | cpumask_set_cpu(cpu, vcpu->arch.wbinvd_dirty_mask); | |
2322 | else if (vcpu->cpu != -1 && vcpu->cpu != cpu) | |
2323 | smp_call_function_single(vcpu->cpu, | |
2324 | wbinvd_ipi, NULL, 1); | |
2325 | } | |
2326 | ||
313a3dc7 | 2327 | kvm_x86_ops->vcpu_load(vcpu, cpu); |
8f6055cb | 2328 | |
0dd6a6ed ZA |
2329 | /* Apply any externally detected TSC adjustments (due to suspend) */ |
2330 | if (unlikely(vcpu->arch.tsc_offset_adjustment)) { | |
2331 | adjust_tsc_offset_host(vcpu, vcpu->arch.tsc_offset_adjustment); | |
2332 | vcpu->arch.tsc_offset_adjustment = 0; | |
2333 | set_bit(KVM_REQ_CLOCK_UPDATE, &vcpu->requests); | |
2334 | } | |
8f6055cb | 2335 | |
48434c20 | 2336 | if (unlikely(vcpu->cpu != cpu) || check_tsc_unstable()) { |
6f526ec5 ZA |
2337 | s64 tsc_delta = !vcpu->arch.last_host_tsc ? 0 : |
2338 | native_read_tsc() - vcpu->arch.last_host_tsc; | |
e48672fa ZA |
2339 | if (tsc_delta < 0) |
2340 | mark_tsc_unstable("KVM discovered backwards TSC"); | |
c285545f | 2341 | if (check_tsc_unstable()) { |
b183aa58 ZA |
2342 | u64 offset = kvm_x86_ops->compute_tsc_offset(vcpu, |
2343 | vcpu->arch.last_guest_tsc); | |
2344 | kvm_x86_ops->write_tsc_offset(vcpu, offset); | |
c285545f | 2345 | vcpu->arch.tsc_catchup = 1; |
c285545f | 2346 | } |
1aa8ceef | 2347 | kvm_make_request(KVM_REQ_CLOCK_UPDATE, vcpu); |
c285545f ZA |
2348 | if (vcpu->cpu != cpu) |
2349 | kvm_migrate_timers(vcpu); | |
e48672fa | 2350 | vcpu->cpu = cpu; |
6b7d7e76 | 2351 | } |
c9aaa895 GC |
2352 | |
2353 | accumulate_steal_time(vcpu); | |
2354 | kvm_make_request(KVM_REQ_STEAL_UPDATE, vcpu); | |
313a3dc7 CO |
2355 | } |
2356 | ||
2357 | void kvm_arch_vcpu_put(struct kvm_vcpu *vcpu) | |
2358 | { | |
02daab21 | 2359 | kvm_x86_ops->vcpu_put(vcpu); |
1c11e713 | 2360 | kvm_put_guest_fpu(vcpu); |
6f526ec5 | 2361 | vcpu->arch.last_host_tsc = native_read_tsc(); |
313a3dc7 CO |
2362 | } |
2363 | ||
313a3dc7 CO |
2364 | static int kvm_vcpu_ioctl_get_lapic(struct kvm_vcpu *vcpu, |
2365 | struct kvm_lapic_state *s) | |
2366 | { | |
ad312c7c | 2367 | memcpy(s->regs, vcpu->arch.apic->regs, sizeof *s); |
313a3dc7 CO |
2368 | |
2369 | return 0; | |
2370 | } | |
2371 | ||
2372 | static int kvm_vcpu_ioctl_set_lapic(struct kvm_vcpu *vcpu, | |
2373 | struct kvm_lapic_state *s) | |
2374 | { | |
64eb0620 | 2375 | kvm_apic_post_state_restore(vcpu, s); |
cb142eb7 | 2376 | update_cr8_intercept(vcpu); |
313a3dc7 CO |
2377 | |
2378 | return 0; | |
2379 | } | |
2380 | ||
f77bc6a4 ZX |
2381 | static int kvm_vcpu_ioctl_interrupt(struct kvm_vcpu *vcpu, |
2382 | struct kvm_interrupt *irq) | |
2383 | { | |
a50abc3b | 2384 | if (irq->irq < 0 || irq->irq >= KVM_NR_INTERRUPTS) |
f77bc6a4 ZX |
2385 | return -EINVAL; |
2386 | if (irqchip_in_kernel(vcpu->kvm)) | |
2387 | return -ENXIO; | |
f77bc6a4 | 2388 | |
66fd3f7f | 2389 | kvm_queue_interrupt(vcpu, irq->irq, false); |
3842d135 | 2390 | kvm_make_request(KVM_REQ_EVENT, vcpu); |
f77bc6a4 | 2391 | |
f77bc6a4 ZX |
2392 | return 0; |
2393 | } | |
2394 | ||
c4abb7c9 JK |
2395 | static int kvm_vcpu_ioctl_nmi(struct kvm_vcpu *vcpu) |
2396 | { | |
c4abb7c9 | 2397 | kvm_inject_nmi(vcpu); |
c4abb7c9 JK |
2398 | |
2399 | return 0; | |
2400 | } | |
2401 | ||
b209749f AK |
2402 | static int vcpu_ioctl_tpr_access_reporting(struct kvm_vcpu *vcpu, |
2403 | struct kvm_tpr_access_ctl *tac) | |
2404 | { | |
2405 | if (tac->flags) | |
2406 | return -EINVAL; | |
2407 | vcpu->arch.tpr_access_reporting = !!tac->enabled; | |
2408 | return 0; | |
2409 | } | |
2410 | ||
890ca9ae HY |
2411 | static int kvm_vcpu_ioctl_x86_setup_mce(struct kvm_vcpu *vcpu, |
2412 | u64 mcg_cap) | |
2413 | { | |
2414 | int r; | |
2415 | unsigned bank_num = mcg_cap & 0xff, bank; | |
2416 | ||
2417 | r = -EINVAL; | |
a9e38c3e | 2418 | if (!bank_num || bank_num >= KVM_MAX_MCE_BANKS) |
890ca9ae HY |
2419 | goto out; |
2420 | if (mcg_cap & ~(KVM_MCE_CAP_SUPPORTED | 0xff | 0xff0000)) | |
2421 | goto out; | |
2422 | r = 0; | |
2423 | vcpu->arch.mcg_cap = mcg_cap; | |
2424 | /* Init IA32_MCG_CTL to all 1s */ | |
2425 | if (mcg_cap & MCG_CTL_P) | |
2426 | vcpu->arch.mcg_ctl = ~(u64)0; | |
2427 | /* Init IA32_MCi_CTL to all 1s */ | |
2428 | for (bank = 0; bank < bank_num; bank++) | |
2429 | vcpu->arch.mce_banks[bank*4] = ~(u64)0; | |
2430 | out: | |
2431 | return r; | |
2432 | } | |
2433 | ||
2434 | static int kvm_vcpu_ioctl_x86_set_mce(struct kvm_vcpu *vcpu, | |
2435 | struct kvm_x86_mce *mce) | |
2436 | { | |
2437 | u64 mcg_cap = vcpu->arch.mcg_cap; | |
2438 | unsigned bank_num = mcg_cap & 0xff; | |
2439 | u64 *banks = vcpu->arch.mce_banks; | |
2440 | ||
2441 | if (mce->bank >= bank_num || !(mce->status & MCI_STATUS_VAL)) | |
2442 | return -EINVAL; | |
2443 | /* | |
2444 | * if IA32_MCG_CTL is not all 1s, the uncorrected error | |
2445 | * reporting is disabled | |
2446 | */ | |
2447 | if ((mce->status & MCI_STATUS_UC) && (mcg_cap & MCG_CTL_P) && | |
2448 | vcpu->arch.mcg_ctl != ~(u64)0) | |
2449 | return 0; | |
2450 | banks += 4 * mce->bank; | |
2451 | /* | |
2452 | * if IA32_MCi_CTL is not all 1s, the uncorrected error | |
2453 | * reporting is disabled for the bank | |
2454 | */ | |
2455 | if ((mce->status & MCI_STATUS_UC) && banks[0] != ~(u64)0) | |
2456 | return 0; | |
2457 | if (mce->status & MCI_STATUS_UC) { | |
2458 | if ((vcpu->arch.mcg_status & MCG_STATUS_MCIP) || | |
fc78f519 | 2459 | !kvm_read_cr4_bits(vcpu, X86_CR4_MCE)) { |
a8eeb04a | 2460 | kvm_make_request(KVM_REQ_TRIPLE_FAULT, vcpu); |
890ca9ae HY |
2461 | return 0; |
2462 | } | |
2463 | if (banks[1] & MCI_STATUS_VAL) | |
2464 | mce->status |= MCI_STATUS_OVER; | |
2465 | banks[2] = mce->addr; | |
2466 | banks[3] = mce->misc; | |
2467 | vcpu->arch.mcg_status = mce->mcg_status; | |
2468 | banks[1] = mce->status; | |
2469 | kvm_queue_exception(vcpu, MC_VECTOR); | |
2470 | } else if (!(banks[1] & MCI_STATUS_VAL) | |
2471 | || !(banks[1] & MCI_STATUS_UC)) { | |
2472 | if (banks[1] & MCI_STATUS_VAL) | |
2473 | mce->status |= MCI_STATUS_OVER; | |
2474 | banks[2] = mce->addr; | |
2475 | banks[3] = mce->misc; | |
2476 | banks[1] = mce->status; | |
2477 | } else | |
2478 | banks[1] |= MCI_STATUS_OVER; | |
2479 | return 0; | |
2480 | } | |
2481 | ||
3cfc3092 JK |
2482 | static void kvm_vcpu_ioctl_x86_get_vcpu_events(struct kvm_vcpu *vcpu, |
2483 | struct kvm_vcpu_events *events) | |
2484 | { | |
7460fb4a | 2485 | process_nmi(vcpu); |
03b82a30 JK |
2486 | events->exception.injected = |
2487 | vcpu->arch.exception.pending && | |
2488 | !kvm_exception_is_soft(vcpu->arch.exception.nr); | |
3cfc3092 JK |
2489 | events->exception.nr = vcpu->arch.exception.nr; |
2490 | events->exception.has_error_code = vcpu->arch.exception.has_error_code; | |
97e69aa6 | 2491 | events->exception.pad = 0; |
3cfc3092 JK |
2492 | events->exception.error_code = vcpu->arch.exception.error_code; |
2493 | ||
03b82a30 JK |
2494 | events->interrupt.injected = |
2495 | vcpu->arch.interrupt.pending && !vcpu->arch.interrupt.soft; | |
3cfc3092 | 2496 | events->interrupt.nr = vcpu->arch.interrupt.nr; |
03b82a30 | 2497 | events->interrupt.soft = 0; |
48005f64 JK |
2498 | events->interrupt.shadow = |
2499 | kvm_x86_ops->get_interrupt_shadow(vcpu, | |
2500 | KVM_X86_SHADOW_INT_MOV_SS | KVM_X86_SHADOW_INT_STI); | |
3cfc3092 JK |
2501 | |
2502 | events->nmi.injected = vcpu->arch.nmi_injected; | |
7460fb4a | 2503 | events->nmi.pending = vcpu->arch.nmi_pending != 0; |
3cfc3092 | 2504 | events->nmi.masked = kvm_x86_ops->get_nmi_mask(vcpu); |
97e69aa6 | 2505 | events->nmi.pad = 0; |
3cfc3092 JK |
2506 | |
2507 | events->sipi_vector = vcpu->arch.sipi_vector; | |
2508 | ||
dab4b911 | 2509 | events->flags = (KVM_VCPUEVENT_VALID_NMI_PENDING |
48005f64 JK |
2510 | | KVM_VCPUEVENT_VALID_SIPI_VECTOR |
2511 | | KVM_VCPUEVENT_VALID_SHADOW); | |
97e69aa6 | 2512 | memset(&events->reserved, 0, sizeof(events->reserved)); |
3cfc3092 JK |
2513 | } |
2514 | ||
2515 | static int kvm_vcpu_ioctl_x86_set_vcpu_events(struct kvm_vcpu *vcpu, | |
2516 | struct kvm_vcpu_events *events) | |
2517 | { | |
dab4b911 | 2518 | if (events->flags & ~(KVM_VCPUEVENT_VALID_NMI_PENDING |
48005f64 JK |
2519 | | KVM_VCPUEVENT_VALID_SIPI_VECTOR |
2520 | | KVM_VCPUEVENT_VALID_SHADOW)) | |
3cfc3092 JK |
2521 | return -EINVAL; |
2522 | ||
7460fb4a | 2523 | process_nmi(vcpu); |
3cfc3092 JK |
2524 | vcpu->arch.exception.pending = events->exception.injected; |
2525 | vcpu->arch.exception.nr = events->exception.nr; | |
2526 | vcpu->arch.exception.has_error_code = events->exception.has_error_code; | |
2527 | vcpu->arch.exception.error_code = events->exception.error_code; | |
2528 | ||
2529 | vcpu->arch.interrupt.pending = events->interrupt.injected; | |
2530 | vcpu->arch.interrupt.nr = events->interrupt.nr; | |
2531 | vcpu->arch.interrupt.soft = events->interrupt.soft; | |
48005f64 JK |
2532 | if (events->flags & KVM_VCPUEVENT_VALID_SHADOW) |
2533 | kvm_x86_ops->set_interrupt_shadow(vcpu, | |
2534 | events->interrupt.shadow); | |
3cfc3092 JK |
2535 | |
2536 | vcpu->arch.nmi_injected = events->nmi.injected; | |
dab4b911 JK |
2537 | if (events->flags & KVM_VCPUEVENT_VALID_NMI_PENDING) |
2538 | vcpu->arch.nmi_pending = events->nmi.pending; | |
3cfc3092 JK |
2539 | kvm_x86_ops->set_nmi_mask(vcpu, events->nmi.masked); |
2540 | ||
dab4b911 JK |
2541 | if (events->flags & KVM_VCPUEVENT_VALID_SIPI_VECTOR) |
2542 | vcpu->arch.sipi_vector = events->sipi_vector; | |
3cfc3092 | 2543 | |
3842d135 AK |
2544 | kvm_make_request(KVM_REQ_EVENT, vcpu); |
2545 | ||
3cfc3092 JK |
2546 | return 0; |
2547 | } | |
2548 | ||
a1efbe77 JK |
2549 | static void kvm_vcpu_ioctl_x86_get_debugregs(struct kvm_vcpu *vcpu, |
2550 | struct kvm_debugregs *dbgregs) | |
2551 | { | |
a1efbe77 JK |
2552 | memcpy(dbgregs->db, vcpu->arch.db, sizeof(vcpu->arch.db)); |
2553 | dbgregs->dr6 = vcpu->arch.dr6; | |
2554 | dbgregs->dr7 = vcpu->arch.dr7; | |
2555 | dbgregs->flags = 0; | |
97e69aa6 | 2556 | memset(&dbgregs->reserved, 0, sizeof(dbgregs->reserved)); |
a1efbe77 JK |
2557 | } |
2558 | ||
2559 | static int kvm_vcpu_ioctl_x86_set_debugregs(struct kvm_vcpu *vcpu, | |
2560 | struct kvm_debugregs *dbgregs) | |
2561 | { | |
2562 | if (dbgregs->flags) | |
2563 | return -EINVAL; | |
2564 | ||
a1efbe77 JK |
2565 | memcpy(vcpu->arch.db, dbgregs->db, sizeof(vcpu->arch.db)); |
2566 | vcpu->arch.dr6 = dbgregs->dr6; | |
2567 | vcpu->arch.dr7 = dbgregs->dr7; | |
2568 | ||
a1efbe77 JK |
2569 | return 0; |
2570 | } | |
2571 | ||
2d5b5a66 SY |
2572 | static void kvm_vcpu_ioctl_x86_get_xsave(struct kvm_vcpu *vcpu, |
2573 | struct kvm_xsave *guest_xsave) | |
2574 | { | |
2575 | if (cpu_has_xsave) | |
2576 | memcpy(guest_xsave->region, | |
2577 | &vcpu->arch.guest_fpu.state->xsave, | |
f45755b8 | 2578 | xstate_size); |
2d5b5a66 SY |
2579 | else { |
2580 | memcpy(guest_xsave->region, | |
2581 | &vcpu->arch.guest_fpu.state->fxsave, | |
2582 | sizeof(struct i387_fxsave_struct)); | |
2583 | *(u64 *)&guest_xsave->region[XSAVE_HDR_OFFSET / sizeof(u32)] = | |
2584 | XSTATE_FPSSE; | |
2585 | } | |
2586 | } | |
2587 | ||
2588 | static int kvm_vcpu_ioctl_x86_set_xsave(struct kvm_vcpu *vcpu, | |
2589 | struct kvm_xsave *guest_xsave) | |
2590 | { | |
2591 | u64 xstate_bv = | |
2592 | *(u64 *)&guest_xsave->region[XSAVE_HDR_OFFSET / sizeof(u32)]; | |
2593 | ||
2594 | if (cpu_has_xsave) | |
2595 | memcpy(&vcpu->arch.guest_fpu.state->xsave, | |
f45755b8 | 2596 | guest_xsave->region, xstate_size); |
2d5b5a66 SY |
2597 | else { |
2598 | if (xstate_bv & ~XSTATE_FPSSE) | |
2599 | return -EINVAL; | |
2600 | memcpy(&vcpu->arch.guest_fpu.state->fxsave, | |
2601 | guest_xsave->region, sizeof(struct i387_fxsave_struct)); | |
2602 | } | |
2603 | return 0; | |
2604 | } | |
2605 | ||
2606 | static void kvm_vcpu_ioctl_x86_get_xcrs(struct kvm_vcpu *vcpu, | |
2607 | struct kvm_xcrs *guest_xcrs) | |
2608 | { | |
2609 | if (!cpu_has_xsave) { | |
2610 | guest_xcrs->nr_xcrs = 0; | |
2611 | return; | |
2612 | } | |
2613 | ||
2614 | guest_xcrs->nr_xcrs = 1; | |
2615 | guest_xcrs->flags = 0; | |
2616 | guest_xcrs->xcrs[0].xcr = XCR_XFEATURE_ENABLED_MASK; | |
2617 | guest_xcrs->xcrs[0].value = vcpu->arch.xcr0; | |
2618 | } | |
2619 | ||
2620 | static int kvm_vcpu_ioctl_x86_set_xcrs(struct kvm_vcpu *vcpu, | |
2621 | struct kvm_xcrs *guest_xcrs) | |
2622 | { | |
2623 | int i, r = 0; | |
2624 | ||
2625 | if (!cpu_has_xsave) | |
2626 | return -EINVAL; | |
2627 | ||
2628 | if (guest_xcrs->nr_xcrs > KVM_MAX_XCRS || guest_xcrs->flags) | |
2629 | return -EINVAL; | |
2630 | ||
2631 | for (i = 0; i < guest_xcrs->nr_xcrs; i++) | |
2632 | /* Only support XCR0 currently */ | |
2633 | if (guest_xcrs->xcrs[0].xcr == XCR_XFEATURE_ENABLED_MASK) { | |
2634 | r = __kvm_set_xcr(vcpu, XCR_XFEATURE_ENABLED_MASK, | |
2635 | guest_xcrs->xcrs[0].value); | |
2636 | break; | |
2637 | } | |
2638 | if (r) | |
2639 | r = -EINVAL; | |
2640 | return r; | |
2641 | } | |
2642 | ||
1c0b28c2 EM |
2643 | /* |
2644 | * kvm_set_guest_paused() indicates to the guest kernel that it has been | |
2645 | * stopped by the hypervisor. This function will be called from the host only. | |
2646 | * EINVAL is returned when the host attempts to set the flag for a guest that | |
2647 | * does not support pv clocks. | |
2648 | */ | |
2649 | static int kvm_set_guest_paused(struct kvm_vcpu *vcpu) | |
2650 | { | |
1c0b28c2 EM |
2651 | if (!vcpu->arch.time_page) |
2652 | return -EINVAL; | |
51d59c6b | 2653 | vcpu->arch.pvclock_set_guest_stopped_request = true; |
1c0b28c2 EM |
2654 | kvm_make_request(KVM_REQ_CLOCK_UPDATE, vcpu); |
2655 | return 0; | |
2656 | } | |
2657 | ||
313a3dc7 CO |
2658 | long kvm_arch_vcpu_ioctl(struct file *filp, |
2659 | unsigned int ioctl, unsigned long arg) | |
2660 | { | |
2661 | struct kvm_vcpu *vcpu = filp->private_data; | |
2662 | void __user *argp = (void __user *)arg; | |
2663 | int r; | |
d1ac91d8 AK |
2664 | union { |
2665 | struct kvm_lapic_state *lapic; | |
2666 | struct kvm_xsave *xsave; | |
2667 | struct kvm_xcrs *xcrs; | |
2668 | void *buffer; | |
2669 | } u; | |
2670 | ||
2671 | u.buffer = NULL; | |
313a3dc7 CO |
2672 | switch (ioctl) { |
2673 | case KVM_GET_LAPIC: { | |
2204ae3c MT |
2674 | r = -EINVAL; |
2675 | if (!vcpu->arch.apic) | |
2676 | goto out; | |
d1ac91d8 | 2677 | u.lapic = kzalloc(sizeof(struct kvm_lapic_state), GFP_KERNEL); |
313a3dc7 | 2678 | |
b772ff36 | 2679 | r = -ENOMEM; |
d1ac91d8 | 2680 | if (!u.lapic) |
b772ff36 | 2681 | goto out; |
d1ac91d8 | 2682 | r = kvm_vcpu_ioctl_get_lapic(vcpu, u.lapic); |
313a3dc7 CO |
2683 | if (r) |
2684 | goto out; | |
2685 | r = -EFAULT; | |
d1ac91d8 | 2686 | if (copy_to_user(argp, u.lapic, sizeof(struct kvm_lapic_state))) |
313a3dc7 CO |
2687 | goto out; |
2688 | r = 0; | |
2689 | break; | |
2690 | } | |
2691 | case KVM_SET_LAPIC: { | |
2204ae3c MT |
2692 | r = -EINVAL; |
2693 | if (!vcpu->arch.apic) | |
2694 | goto out; | |
ff5c2c03 SL |
2695 | u.lapic = memdup_user(argp, sizeof(*u.lapic)); |
2696 | if (IS_ERR(u.lapic)) { | |
2697 | r = PTR_ERR(u.lapic); | |
313a3dc7 | 2698 | goto out; |
ff5c2c03 SL |
2699 | } |
2700 | ||
d1ac91d8 | 2701 | r = kvm_vcpu_ioctl_set_lapic(vcpu, u.lapic); |
313a3dc7 CO |
2702 | if (r) |
2703 | goto out; | |
2704 | r = 0; | |
2705 | break; | |
2706 | } | |
f77bc6a4 ZX |
2707 | case KVM_INTERRUPT: { |
2708 | struct kvm_interrupt irq; | |
2709 | ||
2710 | r = -EFAULT; | |
2711 | if (copy_from_user(&irq, argp, sizeof irq)) | |
2712 | goto out; | |
2713 | r = kvm_vcpu_ioctl_interrupt(vcpu, &irq); | |
2714 | if (r) | |
2715 | goto out; | |
2716 | r = 0; | |
2717 | break; | |
2718 | } | |
c4abb7c9 JK |
2719 | case KVM_NMI: { |
2720 | r = kvm_vcpu_ioctl_nmi(vcpu); | |
2721 | if (r) | |
2722 | goto out; | |
2723 | r = 0; | |
2724 | break; | |
2725 | } | |
313a3dc7 CO |
2726 | case KVM_SET_CPUID: { |
2727 | struct kvm_cpuid __user *cpuid_arg = argp; | |
2728 | struct kvm_cpuid cpuid; | |
2729 | ||
2730 | r = -EFAULT; | |
2731 | if (copy_from_user(&cpuid, cpuid_arg, sizeof cpuid)) | |
2732 | goto out; | |
2733 | r = kvm_vcpu_ioctl_set_cpuid(vcpu, &cpuid, cpuid_arg->entries); | |
2734 | if (r) | |
2735 | goto out; | |
2736 | break; | |
2737 | } | |
07716717 DK |
2738 | case KVM_SET_CPUID2: { |
2739 | struct kvm_cpuid2 __user *cpuid_arg = argp; | |
2740 | struct kvm_cpuid2 cpuid; | |
2741 | ||
2742 | r = -EFAULT; | |
2743 | if (copy_from_user(&cpuid, cpuid_arg, sizeof cpuid)) | |
2744 | goto out; | |
2745 | r = kvm_vcpu_ioctl_set_cpuid2(vcpu, &cpuid, | |
19355475 | 2746 | cpuid_arg->entries); |
07716717 DK |
2747 | if (r) |
2748 | goto out; | |
2749 | break; | |
2750 | } | |
2751 | case KVM_GET_CPUID2: { | |
2752 | struct kvm_cpuid2 __user *cpuid_arg = argp; | |
2753 | struct kvm_cpuid2 cpuid; | |
2754 | ||
2755 | r = -EFAULT; | |
2756 | if (copy_from_user(&cpuid, cpuid_arg, sizeof cpuid)) | |
2757 | goto out; | |
2758 | r = kvm_vcpu_ioctl_get_cpuid2(vcpu, &cpuid, | |
19355475 | 2759 | cpuid_arg->entries); |
07716717 DK |
2760 | if (r) |
2761 | goto out; | |
2762 | r = -EFAULT; | |
2763 | if (copy_to_user(cpuid_arg, &cpuid, sizeof cpuid)) | |
2764 | goto out; | |
2765 | r = 0; | |
2766 | break; | |
2767 | } | |
313a3dc7 CO |
2768 | case KVM_GET_MSRS: |
2769 | r = msr_io(vcpu, argp, kvm_get_msr, 1); | |
2770 | break; | |
2771 | case KVM_SET_MSRS: | |
2772 | r = msr_io(vcpu, argp, do_set_msr, 0); | |
2773 | break; | |
b209749f AK |
2774 | case KVM_TPR_ACCESS_REPORTING: { |
2775 | struct kvm_tpr_access_ctl tac; | |
2776 | ||
2777 | r = -EFAULT; | |
2778 | if (copy_from_user(&tac, argp, sizeof tac)) | |
2779 | goto out; | |
2780 | r = vcpu_ioctl_tpr_access_reporting(vcpu, &tac); | |
2781 | if (r) | |
2782 | goto out; | |
2783 | r = -EFAULT; | |
2784 | if (copy_to_user(argp, &tac, sizeof tac)) | |
2785 | goto out; | |
2786 | r = 0; | |
2787 | break; | |
2788 | }; | |
b93463aa AK |
2789 | case KVM_SET_VAPIC_ADDR: { |
2790 | struct kvm_vapic_addr va; | |
2791 | ||
2792 | r = -EINVAL; | |
2793 | if (!irqchip_in_kernel(vcpu->kvm)) | |
2794 | goto out; | |
2795 | r = -EFAULT; | |
2796 | if (copy_from_user(&va, argp, sizeof va)) | |
2797 | goto out; | |
2798 | r = 0; | |
2799 | kvm_lapic_set_vapic_addr(vcpu, va.vapic_addr); | |
2800 | break; | |
2801 | } | |
890ca9ae HY |
2802 | case KVM_X86_SETUP_MCE: { |
2803 | u64 mcg_cap; | |
2804 | ||
2805 | r = -EFAULT; | |
2806 | if (copy_from_user(&mcg_cap, argp, sizeof mcg_cap)) | |
2807 | goto out; | |
2808 | r = kvm_vcpu_ioctl_x86_setup_mce(vcpu, mcg_cap); | |
2809 | break; | |
2810 | } | |
2811 | case KVM_X86_SET_MCE: { | |
2812 | struct kvm_x86_mce mce; | |
2813 | ||
2814 | r = -EFAULT; | |
2815 | if (copy_from_user(&mce, argp, sizeof mce)) | |
2816 | goto out; | |
2817 | r = kvm_vcpu_ioctl_x86_set_mce(vcpu, &mce); | |
2818 | break; | |
2819 | } | |
3cfc3092 JK |
2820 | case KVM_GET_VCPU_EVENTS: { |
2821 | struct kvm_vcpu_events events; | |
2822 | ||
2823 | kvm_vcpu_ioctl_x86_get_vcpu_events(vcpu, &events); | |
2824 | ||
2825 | r = -EFAULT; | |
2826 | if (copy_to_user(argp, &events, sizeof(struct kvm_vcpu_events))) | |
2827 | break; | |
2828 | r = 0; | |
2829 | break; | |
2830 | } | |
2831 | case KVM_SET_VCPU_EVENTS: { | |
2832 | struct kvm_vcpu_events events; | |
2833 | ||
2834 | r = -EFAULT; | |
2835 | if (copy_from_user(&events, argp, sizeof(struct kvm_vcpu_events))) | |
2836 | break; | |
2837 | ||
2838 | r = kvm_vcpu_ioctl_x86_set_vcpu_events(vcpu, &events); | |
2839 | break; | |
2840 | } | |
a1efbe77 JK |
2841 | case KVM_GET_DEBUGREGS: { |
2842 | struct kvm_debugregs dbgregs; | |
2843 | ||
2844 | kvm_vcpu_ioctl_x86_get_debugregs(vcpu, &dbgregs); | |
2845 | ||
2846 | r = -EFAULT; | |
2847 | if (copy_to_user(argp, &dbgregs, | |
2848 | sizeof(struct kvm_debugregs))) | |
2849 | break; | |
2850 | r = 0; | |
2851 | break; | |
2852 | } | |
2853 | case KVM_SET_DEBUGREGS: { | |
2854 | struct kvm_debugregs dbgregs; | |
2855 | ||
2856 | r = -EFAULT; | |
2857 | if (copy_from_user(&dbgregs, argp, | |
2858 | sizeof(struct kvm_debugregs))) | |
2859 | break; | |
2860 | ||
2861 | r = kvm_vcpu_ioctl_x86_set_debugregs(vcpu, &dbgregs); | |
2862 | break; | |
2863 | } | |
2d5b5a66 | 2864 | case KVM_GET_XSAVE: { |
d1ac91d8 | 2865 | u.xsave = kzalloc(sizeof(struct kvm_xsave), GFP_KERNEL); |
2d5b5a66 | 2866 | r = -ENOMEM; |
d1ac91d8 | 2867 | if (!u.xsave) |
2d5b5a66 SY |
2868 | break; |
2869 | ||
d1ac91d8 | 2870 | kvm_vcpu_ioctl_x86_get_xsave(vcpu, u.xsave); |
2d5b5a66 SY |
2871 | |
2872 | r = -EFAULT; | |
d1ac91d8 | 2873 | if (copy_to_user(argp, u.xsave, sizeof(struct kvm_xsave))) |
2d5b5a66 SY |
2874 | break; |
2875 | r = 0; | |
2876 | break; | |
2877 | } | |
2878 | case KVM_SET_XSAVE: { | |
ff5c2c03 SL |
2879 | u.xsave = memdup_user(argp, sizeof(*u.xsave)); |
2880 | if (IS_ERR(u.xsave)) { | |
2881 | r = PTR_ERR(u.xsave); | |
2882 | goto out; | |
2883 | } | |
2d5b5a66 | 2884 | |
d1ac91d8 | 2885 | r = kvm_vcpu_ioctl_x86_set_xsave(vcpu, u.xsave); |
2d5b5a66 SY |
2886 | break; |
2887 | } | |
2888 | case KVM_GET_XCRS: { | |
d1ac91d8 | 2889 | u.xcrs = kzalloc(sizeof(struct kvm_xcrs), GFP_KERNEL); |
2d5b5a66 | 2890 | r = -ENOMEM; |
d1ac91d8 | 2891 | if (!u.xcrs) |
2d5b5a66 SY |
2892 | break; |
2893 | ||
d1ac91d8 | 2894 | kvm_vcpu_ioctl_x86_get_xcrs(vcpu, u.xcrs); |
2d5b5a66 SY |
2895 | |
2896 | r = -EFAULT; | |
d1ac91d8 | 2897 | if (copy_to_user(argp, u.xcrs, |
2d5b5a66 SY |
2898 | sizeof(struct kvm_xcrs))) |
2899 | break; | |
2900 | r = 0; | |
2901 | break; | |
2902 | } | |
2903 | case KVM_SET_XCRS: { | |
ff5c2c03 SL |
2904 | u.xcrs = memdup_user(argp, sizeof(*u.xcrs)); |
2905 | if (IS_ERR(u.xcrs)) { | |
2906 | r = PTR_ERR(u.xcrs); | |
2907 | goto out; | |
2908 | } | |
2d5b5a66 | 2909 | |
d1ac91d8 | 2910 | r = kvm_vcpu_ioctl_x86_set_xcrs(vcpu, u.xcrs); |
2d5b5a66 SY |
2911 | break; |
2912 | } | |
92a1f12d JR |
2913 | case KVM_SET_TSC_KHZ: { |
2914 | u32 user_tsc_khz; | |
2915 | ||
2916 | r = -EINVAL; | |
92a1f12d JR |
2917 | user_tsc_khz = (u32)arg; |
2918 | ||
2919 | if (user_tsc_khz >= kvm_max_guest_tsc_khz) | |
2920 | goto out; | |
2921 | ||
cc578287 ZA |
2922 | if (user_tsc_khz == 0) |
2923 | user_tsc_khz = tsc_khz; | |
2924 | ||
2925 | kvm_set_tsc_khz(vcpu, user_tsc_khz); | |
92a1f12d JR |
2926 | |
2927 | r = 0; | |
2928 | goto out; | |
2929 | } | |
2930 | case KVM_GET_TSC_KHZ: { | |
cc578287 | 2931 | r = vcpu->arch.virtual_tsc_khz; |
92a1f12d JR |
2932 | goto out; |
2933 | } | |
1c0b28c2 EM |
2934 | case KVM_KVMCLOCK_CTRL: { |
2935 | r = kvm_set_guest_paused(vcpu); | |
2936 | goto out; | |
2937 | } | |
313a3dc7 CO |
2938 | default: |
2939 | r = -EINVAL; | |
2940 | } | |
2941 | out: | |
d1ac91d8 | 2942 | kfree(u.buffer); |
313a3dc7 CO |
2943 | return r; |
2944 | } | |
2945 | ||
5b1c1493 CO |
2946 | int kvm_arch_vcpu_fault(struct kvm_vcpu *vcpu, struct vm_fault *vmf) |
2947 | { | |
2948 | return VM_FAULT_SIGBUS; | |
2949 | } | |
2950 | ||
1fe779f8 CO |
2951 | static int kvm_vm_ioctl_set_tss_addr(struct kvm *kvm, unsigned long addr) |
2952 | { | |
2953 | int ret; | |
2954 | ||
2955 | if (addr > (unsigned int)(-3 * PAGE_SIZE)) | |
2956 | return -1; | |
2957 | ret = kvm_x86_ops->set_tss_addr(kvm, addr); | |
2958 | return ret; | |
2959 | } | |
2960 | ||
b927a3ce SY |
2961 | static int kvm_vm_ioctl_set_identity_map_addr(struct kvm *kvm, |
2962 | u64 ident_addr) | |
2963 | { | |
2964 | kvm->arch.ept_identity_map_addr = ident_addr; | |
2965 | return 0; | |
2966 | } | |
2967 | ||
1fe779f8 CO |
2968 | static int kvm_vm_ioctl_set_nr_mmu_pages(struct kvm *kvm, |
2969 | u32 kvm_nr_mmu_pages) | |
2970 | { | |
2971 | if (kvm_nr_mmu_pages < KVM_MIN_ALLOC_MMU_PAGES) | |
2972 | return -EINVAL; | |
2973 | ||
79fac95e | 2974 | mutex_lock(&kvm->slots_lock); |
7c8a83b7 | 2975 | spin_lock(&kvm->mmu_lock); |
1fe779f8 CO |
2976 | |
2977 | kvm_mmu_change_mmu_pages(kvm, kvm_nr_mmu_pages); | |
f05e70ac | 2978 | kvm->arch.n_requested_mmu_pages = kvm_nr_mmu_pages; |
1fe779f8 | 2979 | |
7c8a83b7 | 2980 | spin_unlock(&kvm->mmu_lock); |
79fac95e | 2981 | mutex_unlock(&kvm->slots_lock); |
1fe779f8 CO |
2982 | return 0; |
2983 | } | |
2984 | ||
2985 | static int kvm_vm_ioctl_get_nr_mmu_pages(struct kvm *kvm) | |
2986 | { | |
39de71ec | 2987 | return kvm->arch.n_max_mmu_pages; |
1fe779f8 CO |
2988 | } |
2989 | ||
1fe779f8 CO |
2990 | static int kvm_vm_ioctl_get_irqchip(struct kvm *kvm, struct kvm_irqchip *chip) |
2991 | { | |
2992 | int r; | |
2993 | ||
2994 | r = 0; | |
2995 | switch (chip->chip_id) { | |
2996 | case KVM_IRQCHIP_PIC_MASTER: | |
2997 | memcpy(&chip->chip.pic, | |
2998 | &pic_irqchip(kvm)->pics[0], | |
2999 | sizeof(struct kvm_pic_state)); | |
3000 | break; | |
3001 | case KVM_IRQCHIP_PIC_SLAVE: | |
3002 | memcpy(&chip->chip.pic, | |
3003 | &pic_irqchip(kvm)->pics[1], | |
3004 | sizeof(struct kvm_pic_state)); | |
3005 | break; | |
3006 | case KVM_IRQCHIP_IOAPIC: | |
eba0226b | 3007 | r = kvm_get_ioapic(kvm, &chip->chip.ioapic); |
1fe779f8 CO |
3008 | break; |
3009 | default: | |
3010 | r = -EINVAL; | |
3011 | break; | |
3012 | } | |
3013 | return r; | |
3014 | } | |
3015 | ||
3016 | static int kvm_vm_ioctl_set_irqchip(struct kvm *kvm, struct kvm_irqchip *chip) | |
3017 | { | |
3018 | int r; | |
3019 | ||
3020 | r = 0; | |
3021 | switch (chip->chip_id) { | |
3022 | case KVM_IRQCHIP_PIC_MASTER: | |
f4f51050 | 3023 | spin_lock(&pic_irqchip(kvm)->lock); |
1fe779f8 CO |
3024 | memcpy(&pic_irqchip(kvm)->pics[0], |
3025 | &chip->chip.pic, | |
3026 | sizeof(struct kvm_pic_state)); | |
f4f51050 | 3027 | spin_unlock(&pic_irqchip(kvm)->lock); |
1fe779f8 CO |
3028 | break; |
3029 | case KVM_IRQCHIP_PIC_SLAVE: | |
f4f51050 | 3030 | spin_lock(&pic_irqchip(kvm)->lock); |
1fe779f8 CO |
3031 | memcpy(&pic_irqchip(kvm)->pics[1], |
3032 | &chip->chip.pic, | |
3033 | sizeof(struct kvm_pic_state)); | |
f4f51050 | 3034 | spin_unlock(&pic_irqchip(kvm)->lock); |
1fe779f8 CO |
3035 | break; |
3036 | case KVM_IRQCHIP_IOAPIC: | |
eba0226b | 3037 | r = kvm_set_ioapic(kvm, &chip->chip.ioapic); |
1fe779f8 CO |
3038 | break; |
3039 | default: | |
3040 | r = -EINVAL; | |
3041 | break; | |
3042 | } | |
3043 | kvm_pic_update_irq(pic_irqchip(kvm)); | |
3044 | return r; | |
3045 | } | |
3046 | ||
e0f63cb9 SY |
3047 | static int kvm_vm_ioctl_get_pit(struct kvm *kvm, struct kvm_pit_state *ps) |
3048 | { | |
3049 | int r = 0; | |
3050 | ||
894a9c55 | 3051 | mutex_lock(&kvm->arch.vpit->pit_state.lock); |
e0f63cb9 | 3052 | memcpy(ps, &kvm->arch.vpit->pit_state, sizeof(struct kvm_pit_state)); |
894a9c55 | 3053 | mutex_unlock(&kvm->arch.vpit->pit_state.lock); |
e0f63cb9 SY |
3054 | return r; |
3055 | } | |
3056 | ||
3057 | static int kvm_vm_ioctl_set_pit(struct kvm *kvm, struct kvm_pit_state *ps) | |
3058 | { | |
3059 | int r = 0; | |
3060 | ||
894a9c55 | 3061 | mutex_lock(&kvm->arch.vpit->pit_state.lock); |
e0f63cb9 | 3062 | memcpy(&kvm->arch.vpit->pit_state, ps, sizeof(struct kvm_pit_state)); |
e9f42757 BK |
3063 | kvm_pit_load_count(kvm, 0, ps->channels[0].count, 0); |
3064 | mutex_unlock(&kvm->arch.vpit->pit_state.lock); | |
3065 | return r; | |
3066 | } | |
3067 | ||
3068 | static int kvm_vm_ioctl_get_pit2(struct kvm *kvm, struct kvm_pit_state2 *ps) | |
3069 | { | |
3070 | int r = 0; | |
3071 | ||
3072 | mutex_lock(&kvm->arch.vpit->pit_state.lock); | |
3073 | memcpy(ps->channels, &kvm->arch.vpit->pit_state.channels, | |
3074 | sizeof(ps->channels)); | |
3075 | ps->flags = kvm->arch.vpit->pit_state.flags; | |
3076 | mutex_unlock(&kvm->arch.vpit->pit_state.lock); | |
97e69aa6 | 3077 | memset(&ps->reserved, 0, sizeof(ps->reserved)); |
e9f42757 BK |
3078 | return r; |
3079 | } | |
3080 | ||
3081 | static int kvm_vm_ioctl_set_pit2(struct kvm *kvm, struct kvm_pit_state2 *ps) | |
3082 | { | |
3083 | int r = 0, start = 0; | |
3084 | u32 prev_legacy, cur_legacy; | |
3085 | mutex_lock(&kvm->arch.vpit->pit_state.lock); | |
3086 | prev_legacy = kvm->arch.vpit->pit_state.flags & KVM_PIT_FLAGS_HPET_LEGACY; | |
3087 | cur_legacy = ps->flags & KVM_PIT_FLAGS_HPET_LEGACY; | |
3088 | if (!prev_legacy && cur_legacy) | |
3089 | start = 1; | |
3090 | memcpy(&kvm->arch.vpit->pit_state.channels, &ps->channels, | |
3091 | sizeof(kvm->arch.vpit->pit_state.channels)); | |
3092 | kvm->arch.vpit->pit_state.flags = ps->flags; | |
3093 | kvm_pit_load_count(kvm, 0, kvm->arch.vpit->pit_state.channels[0].count, start); | |
894a9c55 | 3094 | mutex_unlock(&kvm->arch.vpit->pit_state.lock); |
e0f63cb9 SY |
3095 | return r; |
3096 | } | |
3097 | ||
52d939a0 MT |
3098 | static int kvm_vm_ioctl_reinject(struct kvm *kvm, |
3099 | struct kvm_reinject_control *control) | |
3100 | { | |
3101 | if (!kvm->arch.vpit) | |
3102 | return -ENXIO; | |
894a9c55 | 3103 | mutex_lock(&kvm->arch.vpit->pit_state.lock); |
26ef1924 | 3104 | kvm->arch.vpit->pit_state.reinject = control->pit_reinject; |
894a9c55 | 3105 | mutex_unlock(&kvm->arch.vpit->pit_state.lock); |
52d939a0 MT |
3106 | return 0; |
3107 | } | |
3108 | ||
95d4c16c | 3109 | /** |
60c34612 TY |
3110 | * kvm_vm_ioctl_get_dirty_log - get and clear the log of dirty pages in a slot |
3111 | * @kvm: kvm instance | |
3112 | * @log: slot id and address to which we copy the log | |
95d4c16c | 3113 | * |
60c34612 TY |
3114 | * We need to keep it in mind that VCPU threads can write to the bitmap |
3115 | * concurrently. So, to avoid losing data, we keep the following order for | |
3116 | * each bit: | |
95d4c16c | 3117 | * |
60c34612 TY |
3118 | * 1. Take a snapshot of the bit and clear it if needed. |
3119 | * 2. Write protect the corresponding page. | |
3120 | * 3. Flush TLB's if needed. | |
3121 | * 4. Copy the snapshot to the userspace. | |
95d4c16c | 3122 | * |
60c34612 TY |
3123 | * Between 2 and 3, the guest may write to the page using the remaining TLB |
3124 | * entry. This is not a problem because the page will be reported dirty at | |
3125 | * step 4 using the snapshot taken before and step 3 ensures that successive | |
3126 | * writes will be logged for the next call. | |
5bb064dc | 3127 | */ |
60c34612 | 3128 | int kvm_vm_ioctl_get_dirty_log(struct kvm *kvm, struct kvm_dirty_log *log) |
5bb064dc | 3129 | { |
7850ac54 | 3130 | int r; |
5bb064dc | 3131 | struct kvm_memory_slot *memslot; |
60c34612 TY |
3132 | unsigned long n, i; |
3133 | unsigned long *dirty_bitmap; | |
3134 | unsigned long *dirty_bitmap_buffer; | |
3135 | bool is_dirty = false; | |
5bb064dc | 3136 | |
79fac95e | 3137 | mutex_lock(&kvm->slots_lock); |
5bb064dc | 3138 | |
b050b015 MT |
3139 | r = -EINVAL; |
3140 | if (log->slot >= KVM_MEMORY_SLOTS) | |
3141 | goto out; | |
3142 | ||
28a37544 | 3143 | memslot = id_to_memslot(kvm->memslots, log->slot); |
60c34612 TY |
3144 | |
3145 | dirty_bitmap = memslot->dirty_bitmap; | |
b050b015 | 3146 | r = -ENOENT; |
60c34612 | 3147 | if (!dirty_bitmap) |
b050b015 MT |
3148 | goto out; |
3149 | ||
87bf6e7d | 3150 | n = kvm_dirty_bitmap_bytes(memslot); |
b050b015 | 3151 | |
60c34612 TY |
3152 | dirty_bitmap_buffer = dirty_bitmap + n / sizeof(long); |
3153 | memset(dirty_bitmap_buffer, 0, n); | |
b050b015 | 3154 | |
60c34612 | 3155 | spin_lock(&kvm->mmu_lock); |
b050b015 | 3156 | |
60c34612 TY |
3157 | for (i = 0; i < n / sizeof(long); i++) { |
3158 | unsigned long mask; | |
3159 | gfn_t offset; | |
cdfca7b3 | 3160 | |
60c34612 TY |
3161 | if (!dirty_bitmap[i]) |
3162 | continue; | |
b050b015 | 3163 | |
60c34612 | 3164 | is_dirty = true; |
914ebccd | 3165 | |
60c34612 TY |
3166 | mask = xchg(&dirty_bitmap[i], 0); |
3167 | dirty_bitmap_buffer[i] = mask; | |
edde99ce | 3168 | |
60c34612 TY |
3169 | offset = i * BITS_PER_LONG; |
3170 | kvm_mmu_write_protect_pt_masked(kvm, memslot, offset, mask); | |
5bb064dc | 3171 | } |
60c34612 TY |
3172 | if (is_dirty) |
3173 | kvm_flush_remote_tlbs(kvm); | |
3174 | ||
3175 | spin_unlock(&kvm->mmu_lock); | |
3176 | ||
3177 | r = -EFAULT; | |
3178 | if (copy_to_user(log->dirty_bitmap, dirty_bitmap_buffer, n)) | |
3179 | goto out; | |
b050b015 | 3180 | |
5bb064dc ZX |
3181 | r = 0; |
3182 | out: | |
79fac95e | 3183 | mutex_unlock(&kvm->slots_lock); |
5bb064dc ZX |
3184 | return r; |
3185 | } | |
3186 | ||
23d43cf9 CD |
3187 | int kvm_vm_ioctl_irq_line(struct kvm *kvm, struct kvm_irq_level *irq_event) |
3188 | { | |
3189 | if (!irqchip_in_kernel(kvm)) | |
3190 | return -ENXIO; | |
3191 | ||
3192 | irq_event->status = kvm_set_irq(kvm, KVM_USERSPACE_IRQ_SOURCE_ID, | |
3193 | irq_event->irq, irq_event->level); | |
3194 | return 0; | |
3195 | } | |
3196 | ||
1fe779f8 CO |
3197 | long kvm_arch_vm_ioctl(struct file *filp, |
3198 | unsigned int ioctl, unsigned long arg) | |
3199 | { | |
3200 | struct kvm *kvm = filp->private_data; | |
3201 | void __user *argp = (void __user *)arg; | |
367e1319 | 3202 | int r = -ENOTTY; |
f0d66275 DH |
3203 | /* |
3204 | * This union makes it completely explicit to gcc-3.x | |
3205 | * that these two variables' stack usage should be | |
3206 | * combined, not added together. | |
3207 | */ | |
3208 | union { | |
3209 | struct kvm_pit_state ps; | |
e9f42757 | 3210 | struct kvm_pit_state2 ps2; |
c5ff41ce | 3211 | struct kvm_pit_config pit_config; |
f0d66275 | 3212 | } u; |
1fe779f8 CO |
3213 | |
3214 | switch (ioctl) { | |
3215 | case KVM_SET_TSS_ADDR: | |
3216 | r = kvm_vm_ioctl_set_tss_addr(kvm, arg); | |
3217 | if (r < 0) | |
3218 | goto out; | |
3219 | break; | |
b927a3ce SY |
3220 | case KVM_SET_IDENTITY_MAP_ADDR: { |
3221 | u64 ident_addr; | |
3222 | ||
3223 | r = -EFAULT; | |
3224 | if (copy_from_user(&ident_addr, argp, sizeof ident_addr)) | |
3225 | goto out; | |
3226 | r = kvm_vm_ioctl_set_identity_map_addr(kvm, ident_addr); | |
3227 | if (r < 0) | |
3228 | goto out; | |
3229 | break; | |
3230 | } | |
1fe779f8 CO |
3231 | case KVM_SET_NR_MMU_PAGES: |
3232 | r = kvm_vm_ioctl_set_nr_mmu_pages(kvm, arg); | |
3233 | if (r) | |
3234 | goto out; | |
3235 | break; | |
3236 | case KVM_GET_NR_MMU_PAGES: | |
3237 | r = kvm_vm_ioctl_get_nr_mmu_pages(kvm); | |
3238 | break; | |
3ddea128 MT |
3239 | case KVM_CREATE_IRQCHIP: { |
3240 | struct kvm_pic *vpic; | |
3241 | ||
3242 | mutex_lock(&kvm->lock); | |
3243 | r = -EEXIST; | |
3244 | if (kvm->arch.vpic) | |
3245 | goto create_irqchip_unlock; | |
3e515705 AK |
3246 | r = -EINVAL; |
3247 | if (atomic_read(&kvm->online_vcpus)) | |
3248 | goto create_irqchip_unlock; | |
1fe779f8 | 3249 | r = -ENOMEM; |
3ddea128 MT |
3250 | vpic = kvm_create_pic(kvm); |
3251 | if (vpic) { | |
1fe779f8 CO |
3252 | r = kvm_ioapic_init(kvm); |
3253 | if (r) { | |
175504cd | 3254 | mutex_lock(&kvm->slots_lock); |
72bb2fcd | 3255 | kvm_io_bus_unregister_dev(kvm, KVM_PIO_BUS, |
743eeb0b SL |
3256 | &vpic->dev_master); |
3257 | kvm_io_bus_unregister_dev(kvm, KVM_PIO_BUS, | |
3258 | &vpic->dev_slave); | |
3259 | kvm_io_bus_unregister_dev(kvm, KVM_PIO_BUS, | |
3260 | &vpic->dev_eclr); | |
175504cd | 3261 | mutex_unlock(&kvm->slots_lock); |
3ddea128 MT |
3262 | kfree(vpic); |
3263 | goto create_irqchip_unlock; | |
1fe779f8 CO |
3264 | } |
3265 | } else | |
3ddea128 MT |
3266 | goto create_irqchip_unlock; |
3267 | smp_wmb(); | |
3268 | kvm->arch.vpic = vpic; | |
3269 | smp_wmb(); | |
399ec807 AK |
3270 | r = kvm_setup_default_irq_routing(kvm); |
3271 | if (r) { | |
175504cd | 3272 | mutex_lock(&kvm->slots_lock); |
3ddea128 | 3273 | mutex_lock(&kvm->irq_lock); |
72bb2fcd WY |
3274 | kvm_ioapic_destroy(kvm); |
3275 | kvm_destroy_pic(kvm); | |
3ddea128 | 3276 | mutex_unlock(&kvm->irq_lock); |
175504cd | 3277 | mutex_unlock(&kvm->slots_lock); |
399ec807 | 3278 | } |
3ddea128 MT |
3279 | create_irqchip_unlock: |
3280 | mutex_unlock(&kvm->lock); | |
1fe779f8 | 3281 | break; |
3ddea128 | 3282 | } |
7837699f | 3283 | case KVM_CREATE_PIT: |
c5ff41ce JK |
3284 | u.pit_config.flags = KVM_PIT_SPEAKER_DUMMY; |
3285 | goto create_pit; | |
3286 | case KVM_CREATE_PIT2: | |
3287 | r = -EFAULT; | |
3288 | if (copy_from_user(&u.pit_config, argp, | |
3289 | sizeof(struct kvm_pit_config))) | |
3290 | goto out; | |
3291 | create_pit: | |
79fac95e | 3292 | mutex_lock(&kvm->slots_lock); |
269e05e4 AK |
3293 | r = -EEXIST; |
3294 | if (kvm->arch.vpit) | |
3295 | goto create_pit_unlock; | |
7837699f | 3296 | r = -ENOMEM; |
c5ff41ce | 3297 | kvm->arch.vpit = kvm_create_pit(kvm, u.pit_config.flags); |
7837699f SY |
3298 | if (kvm->arch.vpit) |
3299 | r = 0; | |
269e05e4 | 3300 | create_pit_unlock: |
79fac95e | 3301 | mutex_unlock(&kvm->slots_lock); |
7837699f | 3302 | break; |
1fe779f8 CO |
3303 | case KVM_GET_IRQCHIP: { |
3304 | /* 0: PIC master, 1: PIC slave, 2: IOAPIC */ | |
ff5c2c03 | 3305 | struct kvm_irqchip *chip; |
1fe779f8 | 3306 | |
ff5c2c03 SL |
3307 | chip = memdup_user(argp, sizeof(*chip)); |
3308 | if (IS_ERR(chip)) { | |
3309 | r = PTR_ERR(chip); | |
1fe779f8 | 3310 | goto out; |
ff5c2c03 SL |
3311 | } |
3312 | ||
1fe779f8 CO |
3313 | r = -ENXIO; |
3314 | if (!irqchip_in_kernel(kvm)) | |
f0d66275 DH |
3315 | goto get_irqchip_out; |
3316 | r = kvm_vm_ioctl_get_irqchip(kvm, chip); | |
1fe779f8 | 3317 | if (r) |
f0d66275 | 3318 | goto get_irqchip_out; |
1fe779f8 | 3319 | r = -EFAULT; |
f0d66275 DH |
3320 | if (copy_to_user(argp, chip, sizeof *chip)) |
3321 | goto get_irqchip_out; | |
1fe779f8 | 3322 | r = 0; |
f0d66275 DH |
3323 | get_irqchip_out: |
3324 | kfree(chip); | |
3325 | if (r) | |
3326 | goto out; | |
1fe779f8 CO |
3327 | break; |
3328 | } | |
3329 | case KVM_SET_IRQCHIP: { | |
3330 | /* 0: PIC master, 1: PIC slave, 2: IOAPIC */ | |
ff5c2c03 | 3331 | struct kvm_irqchip *chip; |
1fe779f8 | 3332 | |
ff5c2c03 SL |
3333 | chip = memdup_user(argp, sizeof(*chip)); |
3334 | if (IS_ERR(chip)) { | |
3335 | r = PTR_ERR(chip); | |
1fe779f8 | 3336 | goto out; |
ff5c2c03 SL |
3337 | } |
3338 | ||
1fe779f8 CO |
3339 | r = -ENXIO; |
3340 | if (!irqchip_in_kernel(kvm)) | |
f0d66275 DH |
3341 | goto set_irqchip_out; |
3342 | r = kvm_vm_ioctl_set_irqchip(kvm, chip); | |
1fe779f8 | 3343 | if (r) |
f0d66275 | 3344 | goto set_irqchip_out; |
1fe779f8 | 3345 | r = 0; |
f0d66275 DH |
3346 | set_irqchip_out: |
3347 | kfree(chip); | |
3348 | if (r) | |
3349 | goto out; | |
1fe779f8 CO |
3350 | break; |
3351 | } | |
e0f63cb9 | 3352 | case KVM_GET_PIT: { |
e0f63cb9 | 3353 | r = -EFAULT; |
f0d66275 | 3354 | if (copy_from_user(&u.ps, argp, sizeof(struct kvm_pit_state))) |
e0f63cb9 SY |
3355 | goto out; |
3356 | r = -ENXIO; | |
3357 | if (!kvm->arch.vpit) | |
3358 | goto out; | |
f0d66275 | 3359 | r = kvm_vm_ioctl_get_pit(kvm, &u.ps); |
e0f63cb9 SY |
3360 | if (r) |
3361 | goto out; | |
3362 | r = -EFAULT; | |
f0d66275 | 3363 | if (copy_to_user(argp, &u.ps, sizeof(struct kvm_pit_state))) |
e0f63cb9 SY |
3364 | goto out; |
3365 | r = 0; | |
3366 | break; | |
3367 | } | |
3368 | case KVM_SET_PIT: { | |
e0f63cb9 | 3369 | r = -EFAULT; |
f0d66275 | 3370 | if (copy_from_user(&u.ps, argp, sizeof u.ps)) |
e0f63cb9 SY |
3371 | goto out; |
3372 | r = -ENXIO; | |
3373 | if (!kvm->arch.vpit) | |
3374 | goto out; | |
f0d66275 | 3375 | r = kvm_vm_ioctl_set_pit(kvm, &u.ps); |
e0f63cb9 SY |
3376 | if (r) |
3377 | goto out; | |
3378 | r = 0; | |
3379 | break; | |
3380 | } | |
e9f42757 BK |
3381 | case KVM_GET_PIT2: { |
3382 | r = -ENXIO; | |
3383 | if (!kvm->arch.vpit) | |
3384 | goto out; | |
3385 | r = kvm_vm_ioctl_get_pit2(kvm, &u.ps2); | |
3386 | if (r) | |
3387 | goto out; | |
3388 | r = -EFAULT; | |
3389 | if (copy_to_user(argp, &u.ps2, sizeof(u.ps2))) | |
3390 | goto out; | |
3391 | r = 0; | |
3392 | break; | |
3393 | } | |
3394 | case KVM_SET_PIT2: { | |
3395 | r = -EFAULT; | |
3396 | if (copy_from_user(&u.ps2, argp, sizeof(u.ps2))) | |
3397 | goto out; | |
3398 | r = -ENXIO; | |
3399 | if (!kvm->arch.vpit) | |
3400 | goto out; | |
3401 | r = kvm_vm_ioctl_set_pit2(kvm, &u.ps2); | |
3402 | if (r) | |
3403 | goto out; | |
3404 | r = 0; | |
3405 | break; | |
3406 | } | |
52d939a0 MT |
3407 | case KVM_REINJECT_CONTROL: { |
3408 | struct kvm_reinject_control control; | |
3409 | r = -EFAULT; | |
3410 | if (copy_from_user(&control, argp, sizeof(control))) | |
3411 | goto out; | |
3412 | r = kvm_vm_ioctl_reinject(kvm, &control); | |
3413 | if (r) | |
3414 | goto out; | |
3415 | r = 0; | |
3416 | break; | |
3417 | } | |
ffde22ac ES |
3418 | case KVM_XEN_HVM_CONFIG: { |
3419 | r = -EFAULT; | |
3420 | if (copy_from_user(&kvm->arch.xen_hvm_config, argp, | |
3421 | sizeof(struct kvm_xen_hvm_config))) | |
3422 | goto out; | |
3423 | r = -EINVAL; | |
3424 | if (kvm->arch.xen_hvm_config.flags) | |
3425 | goto out; | |
3426 | r = 0; | |
3427 | break; | |
3428 | } | |
afbcf7ab | 3429 | case KVM_SET_CLOCK: { |
afbcf7ab GC |
3430 | struct kvm_clock_data user_ns; |
3431 | u64 now_ns; | |
3432 | s64 delta; | |
3433 | ||
3434 | r = -EFAULT; | |
3435 | if (copy_from_user(&user_ns, argp, sizeof(user_ns))) | |
3436 | goto out; | |
3437 | ||
3438 | r = -EINVAL; | |
3439 | if (user_ns.flags) | |
3440 | goto out; | |
3441 | ||
3442 | r = 0; | |
395c6b0a | 3443 | local_irq_disable(); |
759379dd | 3444 | now_ns = get_kernel_ns(); |
afbcf7ab | 3445 | delta = user_ns.clock - now_ns; |
395c6b0a | 3446 | local_irq_enable(); |
afbcf7ab GC |
3447 | kvm->arch.kvmclock_offset = delta; |
3448 | break; | |
3449 | } | |
3450 | case KVM_GET_CLOCK: { | |
afbcf7ab GC |
3451 | struct kvm_clock_data user_ns; |
3452 | u64 now_ns; | |
3453 | ||
395c6b0a | 3454 | local_irq_disable(); |
759379dd | 3455 | now_ns = get_kernel_ns(); |
afbcf7ab | 3456 | user_ns.clock = kvm->arch.kvmclock_offset + now_ns; |
395c6b0a | 3457 | local_irq_enable(); |
afbcf7ab | 3458 | user_ns.flags = 0; |
97e69aa6 | 3459 | memset(&user_ns.pad, 0, sizeof(user_ns.pad)); |
afbcf7ab GC |
3460 | |
3461 | r = -EFAULT; | |
3462 | if (copy_to_user(argp, &user_ns, sizeof(user_ns))) | |
3463 | goto out; | |
3464 | r = 0; | |
3465 | break; | |
3466 | } | |
3467 | ||
1fe779f8 CO |
3468 | default: |
3469 | ; | |
3470 | } | |
3471 | out: | |
3472 | return r; | |
3473 | } | |
3474 | ||
a16b043c | 3475 | static void kvm_init_msr_list(void) |
043405e1 CO |
3476 | { |
3477 | u32 dummy[2]; | |
3478 | unsigned i, j; | |
3479 | ||
e3267cbb GC |
3480 | /* skip the first msrs in the list. KVM-specific */ |
3481 | for (i = j = KVM_SAVE_MSRS_BEGIN; i < ARRAY_SIZE(msrs_to_save); i++) { | |
043405e1 CO |
3482 | if (rdmsr_safe(msrs_to_save[i], &dummy[0], &dummy[1]) < 0) |
3483 | continue; | |
3484 | if (j < i) | |
3485 | msrs_to_save[j] = msrs_to_save[i]; | |
3486 | j++; | |
3487 | } | |
3488 | num_msrs_to_save = j; | |
3489 | } | |
3490 | ||
bda9020e MT |
3491 | static int vcpu_mmio_write(struct kvm_vcpu *vcpu, gpa_t addr, int len, |
3492 | const void *v) | |
bbd9b64e | 3493 | { |
70252a10 AK |
3494 | int handled = 0; |
3495 | int n; | |
3496 | ||
3497 | do { | |
3498 | n = min(len, 8); | |
3499 | if (!(vcpu->arch.apic && | |
3500 | !kvm_iodevice_write(&vcpu->arch.apic->dev, addr, n, v)) | |
3501 | && kvm_io_bus_write(vcpu->kvm, KVM_MMIO_BUS, addr, n, v)) | |
3502 | break; | |
3503 | handled += n; | |
3504 | addr += n; | |
3505 | len -= n; | |
3506 | v += n; | |
3507 | } while (len); | |
bbd9b64e | 3508 | |
70252a10 | 3509 | return handled; |
bbd9b64e CO |
3510 | } |
3511 | ||
bda9020e | 3512 | static int vcpu_mmio_read(struct kvm_vcpu *vcpu, gpa_t addr, int len, void *v) |
bbd9b64e | 3513 | { |
70252a10 AK |
3514 | int handled = 0; |
3515 | int n; | |
3516 | ||
3517 | do { | |
3518 | n = min(len, 8); | |
3519 | if (!(vcpu->arch.apic && | |
3520 | !kvm_iodevice_read(&vcpu->arch.apic->dev, addr, n, v)) | |
3521 | && kvm_io_bus_read(vcpu->kvm, KVM_MMIO_BUS, addr, n, v)) | |
3522 | break; | |
3523 | trace_kvm_mmio(KVM_TRACE_MMIO_READ, n, addr, *(u64 *)v); | |
3524 | handled += n; | |
3525 | addr += n; | |
3526 | len -= n; | |
3527 | v += n; | |
3528 | } while (len); | |
bbd9b64e | 3529 | |
70252a10 | 3530 | return handled; |
bbd9b64e CO |
3531 | } |
3532 | ||
2dafc6c2 GN |
3533 | static void kvm_set_segment(struct kvm_vcpu *vcpu, |
3534 | struct kvm_segment *var, int seg) | |
3535 | { | |
3536 | kvm_x86_ops->set_segment(vcpu, var, seg); | |
3537 | } | |
3538 | ||
3539 | void kvm_get_segment(struct kvm_vcpu *vcpu, | |
3540 | struct kvm_segment *var, int seg) | |
3541 | { | |
3542 | kvm_x86_ops->get_segment(vcpu, var, seg); | |
3543 | } | |
3544 | ||
e459e322 | 3545 | gpa_t translate_nested_gpa(struct kvm_vcpu *vcpu, gpa_t gpa, u32 access) |
02f59dc9 JR |
3546 | { |
3547 | gpa_t t_gpa; | |
ab9ae313 | 3548 | struct x86_exception exception; |
02f59dc9 JR |
3549 | |
3550 | BUG_ON(!mmu_is_nested(vcpu)); | |
3551 | ||
3552 | /* NPT walks are always user-walks */ | |
3553 | access |= PFERR_USER_MASK; | |
ab9ae313 | 3554 | t_gpa = vcpu->arch.mmu.gva_to_gpa(vcpu, gpa, access, &exception); |
02f59dc9 JR |
3555 | |
3556 | return t_gpa; | |
3557 | } | |
3558 | ||
ab9ae313 AK |
3559 | gpa_t kvm_mmu_gva_to_gpa_read(struct kvm_vcpu *vcpu, gva_t gva, |
3560 | struct x86_exception *exception) | |
1871c602 GN |
3561 | { |
3562 | u32 access = (kvm_x86_ops->get_cpl(vcpu) == 3) ? PFERR_USER_MASK : 0; | |
ab9ae313 | 3563 | return vcpu->arch.walk_mmu->gva_to_gpa(vcpu, gva, access, exception); |
1871c602 GN |
3564 | } |
3565 | ||
ab9ae313 AK |
3566 | gpa_t kvm_mmu_gva_to_gpa_fetch(struct kvm_vcpu *vcpu, gva_t gva, |
3567 | struct x86_exception *exception) | |
1871c602 GN |
3568 | { |
3569 | u32 access = (kvm_x86_ops->get_cpl(vcpu) == 3) ? PFERR_USER_MASK : 0; | |
3570 | access |= PFERR_FETCH_MASK; | |
ab9ae313 | 3571 | return vcpu->arch.walk_mmu->gva_to_gpa(vcpu, gva, access, exception); |
1871c602 GN |
3572 | } |
3573 | ||
ab9ae313 AK |
3574 | gpa_t kvm_mmu_gva_to_gpa_write(struct kvm_vcpu *vcpu, gva_t gva, |
3575 | struct x86_exception *exception) | |
1871c602 GN |
3576 | { |
3577 | u32 access = (kvm_x86_ops->get_cpl(vcpu) == 3) ? PFERR_USER_MASK : 0; | |
3578 | access |= PFERR_WRITE_MASK; | |
ab9ae313 | 3579 | return vcpu->arch.walk_mmu->gva_to_gpa(vcpu, gva, access, exception); |
1871c602 GN |
3580 | } |
3581 | ||
3582 | /* uses this to access any guest's mapped memory without checking CPL */ | |
ab9ae313 AK |
3583 | gpa_t kvm_mmu_gva_to_gpa_system(struct kvm_vcpu *vcpu, gva_t gva, |
3584 | struct x86_exception *exception) | |
1871c602 | 3585 | { |
ab9ae313 | 3586 | return vcpu->arch.walk_mmu->gva_to_gpa(vcpu, gva, 0, exception); |
1871c602 GN |
3587 | } |
3588 | ||
3589 | static int kvm_read_guest_virt_helper(gva_t addr, void *val, unsigned int bytes, | |
3590 | struct kvm_vcpu *vcpu, u32 access, | |
bcc55cba | 3591 | struct x86_exception *exception) |
bbd9b64e CO |
3592 | { |
3593 | void *data = val; | |
10589a46 | 3594 | int r = X86EMUL_CONTINUE; |
bbd9b64e CO |
3595 | |
3596 | while (bytes) { | |
14dfe855 | 3597 | gpa_t gpa = vcpu->arch.walk_mmu->gva_to_gpa(vcpu, addr, access, |
ab9ae313 | 3598 | exception); |
bbd9b64e | 3599 | unsigned offset = addr & (PAGE_SIZE-1); |
77c2002e | 3600 | unsigned toread = min(bytes, (unsigned)PAGE_SIZE - offset); |
bbd9b64e CO |
3601 | int ret; |
3602 | ||
bcc55cba | 3603 | if (gpa == UNMAPPED_GVA) |
ab9ae313 | 3604 | return X86EMUL_PROPAGATE_FAULT; |
77c2002e | 3605 | ret = kvm_read_guest(vcpu->kvm, gpa, data, toread); |
10589a46 | 3606 | if (ret < 0) { |
c3cd7ffa | 3607 | r = X86EMUL_IO_NEEDED; |
10589a46 MT |
3608 | goto out; |
3609 | } | |
bbd9b64e | 3610 | |
77c2002e IE |
3611 | bytes -= toread; |
3612 | data += toread; | |
3613 | addr += toread; | |
bbd9b64e | 3614 | } |
10589a46 | 3615 | out: |
10589a46 | 3616 | return r; |
bbd9b64e | 3617 | } |
77c2002e | 3618 | |
1871c602 | 3619 | /* used for instruction fetching */ |
0f65dd70 AK |
3620 | static int kvm_fetch_guest_virt(struct x86_emulate_ctxt *ctxt, |
3621 | gva_t addr, void *val, unsigned int bytes, | |
bcc55cba | 3622 | struct x86_exception *exception) |
1871c602 | 3623 | { |
0f65dd70 | 3624 | struct kvm_vcpu *vcpu = emul_to_vcpu(ctxt); |
1871c602 | 3625 | u32 access = (kvm_x86_ops->get_cpl(vcpu) == 3) ? PFERR_USER_MASK : 0; |
0f65dd70 | 3626 | |
1871c602 | 3627 | return kvm_read_guest_virt_helper(addr, val, bytes, vcpu, |
bcc55cba AK |
3628 | access | PFERR_FETCH_MASK, |
3629 | exception); | |
1871c602 GN |
3630 | } |
3631 | ||
064aea77 | 3632 | int kvm_read_guest_virt(struct x86_emulate_ctxt *ctxt, |
0f65dd70 | 3633 | gva_t addr, void *val, unsigned int bytes, |
bcc55cba | 3634 | struct x86_exception *exception) |
1871c602 | 3635 | { |
0f65dd70 | 3636 | struct kvm_vcpu *vcpu = emul_to_vcpu(ctxt); |
1871c602 | 3637 | u32 access = (kvm_x86_ops->get_cpl(vcpu) == 3) ? PFERR_USER_MASK : 0; |
0f65dd70 | 3638 | |
1871c602 | 3639 | return kvm_read_guest_virt_helper(addr, val, bytes, vcpu, access, |
bcc55cba | 3640 | exception); |
1871c602 | 3641 | } |
064aea77 | 3642 | EXPORT_SYMBOL_GPL(kvm_read_guest_virt); |
1871c602 | 3643 | |
0f65dd70 AK |
3644 | static int kvm_read_guest_virt_system(struct x86_emulate_ctxt *ctxt, |
3645 | gva_t addr, void *val, unsigned int bytes, | |
bcc55cba | 3646 | struct x86_exception *exception) |
1871c602 | 3647 | { |
0f65dd70 | 3648 | struct kvm_vcpu *vcpu = emul_to_vcpu(ctxt); |
bcc55cba | 3649 | return kvm_read_guest_virt_helper(addr, val, bytes, vcpu, 0, exception); |
1871c602 GN |
3650 | } |
3651 | ||
6a4d7550 | 3652 | int kvm_write_guest_virt_system(struct x86_emulate_ctxt *ctxt, |
0f65dd70 | 3653 | gva_t addr, void *val, |
2dafc6c2 | 3654 | unsigned int bytes, |
bcc55cba | 3655 | struct x86_exception *exception) |
77c2002e | 3656 | { |
0f65dd70 | 3657 | struct kvm_vcpu *vcpu = emul_to_vcpu(ctxt); |
77c2002e IE |
3658 | void *data = val; |
3659 | int r = X86EMUL_CONTINUE; | |
3660 | ||
3661 | while (bytes) { | |
14dfe855 JR |
3662 | gpa_t gpa = vcpu->arch.walk_mmu->gva_to_gpa(vcpu, addr, |
3663 | PFERR_WRITE_MASK, | |
ab9ae313 | 3664 | exception); |
77c2002e IE |
3665 | unsigned offset = addr & (PAGE_SIZE-1); |
3666 | unsigned towrite = min(bytes, (unsigned)PAGE_SIZE - offset); | |
3667 | int ret; | |
3668 | ||
bcc55cba | 3669 | if (gpa == UNMAPPED_GVA) |
ab9ae313 | 3670 | return X86EMUL_PROPAGATE_FAULT; |
77c2002e IE |
3671 | ret = kvm_write_guest(vcpu->kvm, gpa, data, towrite); |
3672 | if (ret < 0) { | |
c3cd7ffa | 3673 | r = X86EMUL_IO_NEEDED; |
77c2002e IE |
3674 | goto out; |
3675 | } | |
3676 | ||
3677 | bytes -= towrite; | |
3678 | data += towrite; | |
3679 | addr += towrite; | |
3680 | } | |
3681 | out: | |
3682 | return r; | |
3683 | } | |
6a4d7550 | 3684 | EXPORT_SYMBOL_GPL(kvm_write_guest_virt_system); |
77c2002e | 3685 | |
af7cc7d1 XG |
3686 | static int vcpu_mmio_gva_to_gpa(struct kvm_vcpu *vcpu, unsigned long gva, |
3687 | gpa_t *gpa, struct x86_exception *exception, | |
3688 | bool write) | |
3689 | { | |
97d64b78 AK |
3690 | u32 access = ((kvm_x86_ops->get_cpl(vcpu) == 3) ? PFERR_USER_MASK : 0) |
3691 | | (write ? PFERR_WRITE_MASK : 0); | |
af7cc7d1 | 3692 | |
97d64b78 AK |
3693 | if (vcpu_match_mmio_gva(vcpu, gva) |
3694 | && !permission_fault(vcpu->arch.walk_mmu, vcpu->arch.access, access)) { | |
bebb106a XG |
3695 | *gpa = vcpu->arch.mmio_gfn << PAGE_SHIFT | |
3696 | (gva & (PAGE_SIZE - 1)); | |
4f022648 | 3697 | trace_vcpu_match_mmio(gva, *gpa, write, false); |
bebb106a XG |
3698 | return 1; |
3699 | } | |
3700 | ||
af7cc7d1 XG |
3701 | *gpa = vcpu->arch.walk_mmu->gva_to_gpa(vcpu, gva, access, exception); |
3702 | ||
3703 | if (*gpa == UNMAPPED_GVA) | |
3704 | return -1; | |
3705 | ||
3706 | /* For APIC access vmexit */ | |
3707 | if ((*gpa & PAGE_MASK) == APIC_DEFAULT_PHYS_BASE) | |
3708 | return 1; | |
3709 | ||
4f022648 XG |
3710 | if (vcpu_match_mmio_gpa(vcpu, *gpa)) { |
3711 | trace_vcpu_match_mmio(gva, *gpa, write, true); | |
bebb106a | 3712 | return 1; |
4f022648 | 3713 | } |
bebb106a | 3714 | |
af7cc7d1 XG |
3715 | return 0; |
3716 | } | |
3717 | ||
3200f405 | 3718 | int emulator_write_phys(struct kvm_vcpu *vcpu, gpa_t gpa, |
bcc55cba | 3719 | const void *val, int bytes) |
bbd9b64e CO |
3720 | { |
3721 | int ret; | |
3722 | ||
3723 | ret = kvm_write_guest(vcpu->kvm, gpa, val, bytes); | |
9f811285 | 3724 | if (ret < 0) |
bbd9b64e | 3725 | return 0; |
f57f2ef5 | 3726 | kvm_mmu_pte_write(vcpu, gpa, val, bytes); |
bbd9b64e CO |
3727 | return 1; |
3728 | } | |
3729 | ||
77d197b2 XG |
3730 | struct read_write_emulator_ops { |
3731 | int (*read_write_prepare)(struct kvm_vcpu *vcpu, void *val, | |
3732 | int bytes); | |
3733 | int (*read_write_emulate)(struct kvm_vcpu *vcpu, gpa_t gpa, | |
3734 | void *val, int bytes); | |
3735 | int (*read_write_mmio)(struct kvm_vcpu *vcpu, gpa_t gpa, | |
3736 | int bytes, void *val); | |
3737 | int (*read_write_exit_mmio)(struct kvm_vcpu *vcpu, gpa_t gpa, | |
3738 | void *val, int bytes); | |
3739 | bool write; | |
3740 | }; | |
3741 | ||
3742 | static int read_prepare(struct kvm_vcpu *vcpu, void *val, int bytes) | |
3743 | { | |
3744 | if (vcpu->mmio_read_completed) { | |
77d197b2 | 3745 | trace_kvm_mmio(KVM_TRACE_MMIO_READ, bytes, |
f78146b0 | 3746 | vcpu->mmio_fragments[0].gpa, *(u64 *)val); |
77d197b2 XG |
3747 | vcpu->mmio_read_completed = 0; |
3748 | return 1; | |
3749 | } | |
3750 | ||
3751 | return 0; | |
3752 | } | |
3753 | ||
3754 | static int read_emulate(struct kvm_vcpu *vcpu, gpa_t gpa, | |
3755 | void *val, int bytes) | |
3756 | { | |
3757 | return !kvm_read_guest(vcpu->kvm, gpa, val, bytes); | |
3758 | } | |
3759 | ||
3760 | static int write_emulate(struct kvm_vcpu *vcpu, gpa_t gpa, | |
3761 | void *val, int bytes) | |
3762 | { | |
3763 | return emulator_write_phys(vcpu, gpa, val, bytes); | |
3764 | } | |
3765 | ||
3766 | static int write_mmio(struct kvm_vcpu *vcpu, gpa_t gpa, int bytes, void *val) | |
3767 | { | |
3768 | trace_kvm_mmio(KVM_TRACE_MMIO_WRITE, bytes, gpa, *(u64 *)val); | |
3769 | return vcpu_mmio_write(vcpu, gpa, bytes, val); | |
3770 | } | |
3771 | ||
3772 | static int read_exit_mmio(struct kvm_vcpu *vcpu, gpa_t gpa, | |
3773 | void *val, int bytes) | |
3774 | { | |
3775 | trace_kvm_mmio(KVM_TRACE_MMIO_READ_UNSATISFIED, bytes, gpa, 0); | |
3776 | return X86EMUL_IO_NEEDED; | |
3777 | } | |
3778 | ||
3779 | static int write_exit_mmio(struct kvm_vcpu *vcpu, gpa_t gpa, | |
3780 | void *val, int bytes) | |
3781 | { | |
f78146b0 AK |
3782 | struct kvm_mmio_fragment *frag = &vcpu->mmio_fragments[0]; |
3783 | ||
3784 | memcpy(vcpu->run->mmio.data, frag->data, frag->len); | |
77d197b2 XG |
3785 | return X86EMUL_CONTINUE; |
3786 | } | |
3787 | ||
0fbe9b0b | 3788 | static const struct read_write_emulator_ops read_emultor = { |
77d197b2 XG |
3789 | .read_write_prepare = read_prepare, |
3790 | .read_write_emulate = read_emulate, | |
3791 | .read_write_mmio = vcpu_mmio_read, | |
3792 | .read_write_exit_mmio = read_exit_mmio, | |
3793 | }; | |
3794 | ||
0fbe9b0b | 3795 | static const struct read_write_emulator_ops write_emultor = { |
77d197b2 XG |
3796 | .read_write_emulate = write_emulate, |
3797 | .read_write_mmio = write_mmio, | |
3798 | .read_write_exit_mmio = write_exit_mmio, | |
3799 | .write = true, | |
3800 | }; | |
3801 | ||
22388a3c XG |
3802 | static int emulator_read_write_onepage(unsigned long addr, void *val, |
3803 | unsigned int bytes, | |
3804 | struct x86_exception *exception, | |
3805 | struct kvm_vcpu *vcpu, | |
0fbe9b0b | 3806 | const struct read_write_emulator_ops *ops) |
bbd9b64e | 3807 | { |
af7cc7d1 XG |
3808 | gpa_t gpa; |
3809 | int handled, ret; | |
22388a3c | 3810 | bool write = ops->write; |
f78146b0 | 3811 | struct kvm_mmio_fragment *frag; |
10589a46 | 3812 | |
22388a3c | 3813 | ret = vcpu_mmio_gva_to_gpa(vcpu, addr, &gpa, exception, write); |
bbd9b64e | 3814 | |
af7cc7d1 | 3815 | if (ret < 0) |
bbd9b64e | 3816 | return X86EMUL_PROPAGATE_FAULT; |
bbd9b64e CO |
3817 | |
3818 | /* For APIC access vmexit */ | |
af7cc7d1 | 3819 | if (ret) |
bbd9b64e CO |
3820 | goto mmio; |
3821 | ||
22388a3c | 3822 | if (ops->read_write_emulate(vcpu, gpa, val, bytes)) |
bbd9b64e CO |
3823 | return X86EMUL_CONTINUE; |
3824 | ||
3825 | mmio: | |
3826 | /* | |
3827 | * Is this MMIO handled locally? | |
3828 | */ | |
22388a3c | 3829 | handled = ops->read_write_mmio(vcpu, gpa, bytes, val); |
70252a10 | 3830 | if (handled == bytes) |
bbd9b64e | 3831 | return X86EMUL_CONTINUE; |
bbd9b64e | 3832 | |
70252a10 AK |
3833 | gpa += handled; |
3834 | bytes -= handled; | |
3835 | val += handled; | |
3836 | ||
f78146b0 AK |
3837 | while (bytes) { |
3838 | unsigned now = min(bytes, 8U); | |
bbd9b64e | 3839 | |
f78146b0 AK |
3840 | frag = &vcpu->mmio_fragments[vcpu->mmio_nr_fragments++]; |
3841 | frag->gpa = gpa; | |
3842 | frag->data = val; | |
3843 | frag->len = now; | |
3844 | ||
3845 | gpa += now; | |
3846 | val += now; | |
3847 | bytes -= now; | |
3848 | } | |
3849 | return X86EMUL_CONTINUE; | |
bbd9b64e CO |
3850 | } |
3851 | ||
22388a3c XG |
3852 | int emulator_read_write(struct x86_emulate_ctxt *ctxt, unsigned long addr, |
3853 | void *val, unsigned int bytes, | |
3854 | struct x86_exception *exception, | |
0fbe9b0b | 3855 | const struct read_write_emulator_ops *ops) |
bbd9b64e | 3856 | { |
0f65dd70 | 3857 | struct kvm_vcpu *vcpu = emul_to_vcpu(ctxt); |
f78146b0 AK |
3858 | gpa_t gpa; |
3859 | int rc; | |
3860 | ||
3861 | if (ops->read_write_prepare && | |
3862 | ops->read_write_prepare(vcpu, val, bytes)) | |
3863 | return X86EMUL_CONTINUE; | |
3864 | ||
3865 | vcpu->mmio_nr_fragments = 0; | |
0f65dd70 | 3866 | |
bbd9b64e CO |
3867 | /* Crossing a page boundary? */ |
3868 | if (((addr + bytes - 1) ^ addr) & PAGE_MASK) { | |
f78146b0 | 3869 | int now; |
bbd9b64e CO |
3870 | |
3871 | now = -addr & ~PAGE_MASK; | |
22388a3c XG |
3872 | rc = emulator_read_write_onepage(addr, val, now, exception, |
3873 | vcpu, ops); | |
3874 | ||
bbd9b64e CO |
3875 | if (rc != X86EMUL_CONTINUE) |
3876 | return rc; | |
3877 | addr += now; | |
3878 | val += now; | |
3879 | bytes -= now; | |
3880 | } | |
22388a3c | 3881 | |
f78146b0 AK |
3882 | rc = emulator_read_write_onepage(addr, val, bytes, exception, |
3883 | vcpu, ops); | |
3884 | if (rc != X86EMUL_CONTINUE) | |
3885 | return rc; | |
3886 | ||
3887 | if (!vcpu->mmio_nr_fragments) | |
3888 | return rc; | |
3889 | ||
3890 | gpa = vcpu->mmio_fragments[0].gpa; | |
3891 | ||
3892 | vcpu->mmio_needed = 1; | |
3893 | vcpu->mmio_cur_fragment = 0; | |
3894 | ||
3895 | vcpu->run->mmio.len = vcpu->mmio_fragments[0].len; | |
3896 | vcpu->run->mmio.is_write = vcpu->mmio_is_write = ops->write; | |
3897 | vcpu->run->exit_reason = KVM_EXIT_MMIO; | |
3898 | vcpu->run->mmio.phys_addr = gpa; | |
3899 | ||
3900 | return ops->read_write_exit_mmio(vcpu, gpa, val, bytes); | |
22388a3c XG |
3901 | } |
3902 | ||
3903 | static int emulator_read_emulated(struct x86_emulate_ctxt *ctxt, | |
3904 | unsigned long addr, | |
3905 | void *val, | |
3906 | unsigned int bytes, | |
3907 | struct x86_exception *exception) | |
3908 | { | |
3909 | return emulator_read_write(ctxt, addr, val, bytes, | |
3910 | exception, &read_emultor); | |
3911 | } | |
3912 | ||
3913 | int emulator_write_emulated(struct x86_emulate_ctxt *ctxt, | |
3914 | unsigned long addr, | |
3915 | const void *val, | |
3916 | unsigned int bytes, | |
3917 | struct x86_exception *exception) | |
3918 | { | |
3919 | return emulator_read_write(ctxt, addr, (void *)val, bytes, | |
3920 | exception, &write_emultor); | |
bbd9b64e | 3921 | } |
bbd9b64e | 3922 | |
daea3e73 AK |
3923 | #define CMPXCHG_TYPE(t, ptr, old, new) \ |
3924 | (cmpxchg((t *)(ptr), *(t *)(old), *(t *)(new)) == *(t *)(old)) | |
3925 | ||
3926 | #ifdef CONFIG_X86_64 | |
3927 | # define CMPXCHG64(ptr, old, new) CMPXCHG_TYPE(u64, ptr, old, new) | |
3928 | #else | |
3929 | # define CMPXCHG64(ptr, old, new) \ | |
9749a6c0 | 3930 | (cmpxchg64((u64 *)(ptr), *(u64 *)(old), *(u64 *)(new)) == *(u64 *)(old)) |
daea3e73 AK |
3931 | #endif |
3932 | ||
0f65dd70 AK |
3933 | static int emulator_cmpxchg_emulated(struct x86_emulate_ctxt *ctxt, |
3934 | unsigned long addr, | |
bbd9b64e CO |
3935 | const void *old, |
3936 | const void *new, | |
3937 | unsigned int bytes, | |
0f65dd70 | 3938 | struct x86_exception *exception) |
bbd9b64e | 3939 | { |
0f65dd70 | 3940 | struct kvm_vcpu *vcpu = emul_to_vcpu(ctxt); |
daea3e73 AK |
3941 | gpa_t gpa; |
3942 | struct page *page; | |
3943 | char *kaddr; | |
3944 | bool exchanged; | |
2bacc55c | 3945 | |
daea3e73 AK |
3946 | /* guests cmpxchg8b have to be emulated atomically */ |
3947 | if (bytes > 8 || (bytes & (bytes - 1))) | |
3948 | goto emul_write; | |
10589a46 | 3949 | |
daea3e73 | 3950 | gpa = kvm_mmu_gva_to_gpa_write(vcpu, addr, NULL); |
2bacc55c | 3951 | |
daea3e73 AK |
3952 | if (gpa == UNMAPPED_GVA || |
3953 | (gpa & PAGE_MASK) == APIC_DEFAULT_PHYS_BASE) | |
3954 | goto emul_write; | |
2bacc55c | 3955 | |
daea3e73 AK |
3956 | if (((gpa + bytes - 1) & PAGE_MASK) != (gpa & PAGE_MASK)) |
3957 | goto emul_write; | |
72dc67a6 | 3958 | |
daea3e73 | 3959 | page = gfn_to_page(vcpu->kvm, gpa >> PAGE_SHIFT); |
32cad84f | 3960 | if (is_error_page(page)) |
c19b8bd6 | 3961 | goto emul_write; |
72dc67a6 | 3962 | |
8fd75e12 | 3963 | kaddr = kmap_atomic(page); |
daea3e73 AK |
3964 | kaddr += offset_in_page(gpa); |
3965 | switch (bytes) { | |
3966 | case 1: | |
3967 | exchanged = CMPXCHG_TYPE(u8, kaddr, old, new); | |
3968 | break; | |
3969 | case 2: | |
3970 | exchanged = CMPXCHG_TYPE(u16, kaddr, old, new); | |
3971 | break; | |
3972 | case 4: | |
3973 | exchanged = CMPXCHG_TYPE(u32, kaddr, old, new); | |
3974 | break; | |
3975 | case 8: | |
3976 | exchanged = CMPXCHG64(kaddr, old, new); | |
3977 | break; | |
3978 | default: | |
3979 | BUG(); | |
2bacc55c | 3980 | } |
8fd75e12 | 3981 | kunmap_atomic(kaddr); |
daea3e73 AK |
3982 | kvm_release_page_dirty(page); |
3983 | ||
3984 | if (!exchanged) | |
3985 | return X86EMUL_CMPXCHG_FAILED; | |
3986 | ||
f57f2ef5 | 3987 | kvm_mmu_pte_write(vcpu, gpa, new, bytes); |
8f6abd06 GN |
3988 | |
3989 | return X86EMUL_CONTINUE; | |
4a5f48f6 | 3990 | |
3200f405 | 3991 | emul_write: |
daea3e73 | 3992 | printk_once(KERN_WARNING "kvm: emulating exchange as write\n"); |
2bacc55c | 3993 | |
0f65dd70 | 3994 | return emulator_write_emulated(ctxt, addr, new, bytes, exception); |
bbd9b64e CO |
3995 | } |
3996 | ||
cf8f70bf GN |
3997 | static int kernel_pio(struct kvm_vcpu *vcpu, void *pd) |
3998 | { | |
3999 | /* TODO: String I/O for in kernel device */ | |
4000 | int r; | |
4001 | ||
4002 | if (vcpu->arch.pio.in) | |
4003 | r = kvm_io_bus_read(vcpu->kvm, KVM_PIO_BUS, vcpu->arch.pio.port, | |
4004 | vcpu->arch.pio.size, pd); | |
4005 | else | |
4006 | r = kvm_io_bus_write(vcpu->kvm, KVM_PIO_BUS, | |
4007 | vcpu->arch.pio.port, vcpu->arch.pio.size, | |
4008 | pd); | |
4009 | return r; | |
4010 | } | |
4011 | ||
6f6fbe98 XG |
4012 | static int emulator_pio_in_out(struct kvm_vcpu *vcpu, int size, |
4013 | unsigned short port, void *val, | |
4014 | unsigned int count, bool in) | |
cf8f70bf | 4015 | { |
6f6fbe98 | 4016 | trace_kvm_pio(!in, port, size, count); |
cf8f70bf GN |
4017 | |
4018 | vcpu->arch.pio.port = port; | |
6f6fbe98 | 4019 | vcpu->arch.pio.in = in; |
7972995b | 4020 | vcpu->arch.pio.count = count; |
cf8f70bf GN |
4021 | vcpu->arch.pio.size = size; |
4022 | ||
4023 | if (!kernel_pio(vcpu, vcpu->arch.pio_data)) { | |
7972995b | 4024 | vcpu->arch.pio.count = 0; |
cf8f70bf GN |
4025 | return 1; |
4026 | } | |
4027 | ||
4028 | vcpu->run->exit_reason = KVM_EXIT_IO; | |
6f6fbe98 | 4029 | vcpu->run->io.direction = in ? KVM_EXIT_IO_IN : KVM_EXIT_IO_OUT; |
cf8f70bf GN |
4030 | vcpu->run->io.size = size; |
4031 | vcpu->run->io.data_offset = KVM_PIO_PAGE_OFFSET * PAGE_SIZE; | |
4032 | vcpu->run->io.count = count; | |
4033 | vcpu->run->io.port = port; | |
4034 | ||
4035 | return 0; | |
4036 | } | |
4037 | ||
6f6fbe98 XG |
4038 | static int emulator_pio_in_emulated(struct x86_emulate_ctxt *ctxt, |
4039 | int size, unsigned short port, void *val, | |
4040 | unsigned int count) | |
cf8f70bf | 4041 | { |
ca1d4a9e | 4042 | struct kvm_vcpu *vcpu = emul_to_vcpu(ctxt); |
6f6fbe98 | 4043 | int ret; |
ca1d4a9e | 4044 | |
6f6fbe98 XG |
4045 | if (vcpu->arch.pio.count) |
4046 | goto data_avail; | |
cf8f70bf | 4047 | |
6f6fbe98 XG |
4048 | ret = emulator_pio_in_out(vcpu, size, port, val, count, true); |
4049 | if (ret) { | |
4050 | data_avail: | |
4051 | memcpy(val, vcpu->arch.pio_data, size * count); | |
7972995b | 4052 | vcpu->arch.pio.count = 0; |
cf8f70bf GN |
4053 | return 1; |
4054 | } | |
4055 | ||
cf8f70bf GN |
4056 | return 0; |
4057 | } | |
4058 | ||
6f6fbe98 XG |
4059 | static int emulator_pio_out_emulated(struct x86_emulate_ctxt *ctxt, |
4060 | int size, unsigned short port, | |
4061 | const void *val, unsigned int count) | |
4062 | { | |
4063 | struct kvm_vcpu *vcpu = emul_to_vcpu(ctxt); | |
4064 | ||
4065 | memcpy(vcpu->arch.pio_data, val, size * count); | |
4066 | return emulator_pio_in_out(vcpu, size, port, (void *)val, count, false); | |
4067 | } | |
4068 | ||
bbd9b64e CO |
4069 | static unsigned long get_segment_base(struct kvm_vcpu *vcpu, int seg) |
4070 | { | |
4071 | return kvm_x86_ops->get_segment_base(vcpu, seg); | |
4072 | } | |
4073 | ||
3cb16fe7 | 4074 | static void emulator_invlpg(struct x86_emulate_ctxt *ctxt, ulong address) |
bbd9b64e | 4075 | { |
3cb16fe7 | 4076 | kvm_mmu_invlpg(emul_to_vcpu(ctxt), address); |
bbd9b64e CO |
4077 | } |
4078 | ||
f5f48ee1 SY |
4079 | int kvm_emulate_wbinvd(struct kvm_vcpu *vcpu) |
4080 | { | |
4081 | if (!need_emulate_wbinvd(vcpu)) | |
4082 | return X86EMUL_CONTINUE; | |
4083 | ||
4084 | if (kvm_x86_ops->has_wbinvd_exit()) { | |
2eec7343 JK |
4085 | int cpu = get_cpu(); |
4086 | ||
4087 | cpumask_set_cpu(cpu, vcpu->arch.wbinvd_dirty_mask); | |
f5f48ee1 SY |
4088 | smp_call_function_many(vcpu->arch.wbinvd_dirty_mask, |
4089 | wbinvd_ipi, NULL, 1); | |
2eec7343 | 4090 | put_cpu(); |
f5f48ee1 | 4091 | cpumask_clear(vcpu->arch.wbinvd_dirty_mask); |
2eec7343 JK |
4092 | } else |
4093 | wbinvd(); | |
f5f48ee1 SY |
4094 | return X86EMUL_CONTINUE; |
4095 | } | |
4096 | EXPORT_SYMBOL_GPL(kvm_emulate_wbinvd); | |
4097 | ||
bcaf5cc5 AK |
4098 | static void emulator_wbinvd(struct x86_emulate_ctxt *ctxt) |
4099 | { | |
4100 | kvm_emulate_wbinvd(emul_to_vcpu(ctxt)); | |
4101 | } | |
4102 | ||
717746e3 | 4103 | int emulator_get_dr(struct x86_emulate_ctxt *ctxt, int dr, unsigned long *dest) |
bbd9b64e | 4104 | { |
717746e3 | 4105 | return _kvm_get_dr(emul_to_vcpu(ctxt), dr, dest); |
bbd9b64e CO |
4106 | } |
4107 | ||
717746e3 | 4108 | int emulator_set_dr(struct x86_emulate_ctxt *ctxt, int dr, unsigned long value) |
bbd9b64e | 4109 | { |
338dbc97 | 4110 | |
717746e3 | 4111 | return __kvm_set_dr(emul_to_vcpu(ctxt), dr, value); |
bbd9b64e CO |
4112 | } |
4113 | ||
52a46617 | 4114 | static u64 mk_cr_64(u64 curr_cr, u32 new_val) |
5fdbf976 | 4115 | { |
52a46617 | 4116 | return (curr_cr & ~((1ULL << 32) - 1)) | new_val; |
5fdbf976 MT |
4117 | } |
4118 | ||
717746e3 | 4119 | static unsigned long emulator_get_cr(struct x86_emulate_ctxt *ctxt, int cr) |
bbd9b64e | 4120 | { |
717746e3 | 4121 | struct kvm_vcpu *vcpu = emul_to_vcpu(ctxt); |
52a46617 GN |
4122 | unsigned long value; |
4123 | ||
4124 | switch (cr) { | |
4125 | case 0: | |
4126 | value = kvm_read_cr0(vcpu); | |
4127 | break; | |
4128 | case 2: | |
4129 | value = vcpu->arch.cr2; | |
4130 | break; | |
4131 | case 3: | |
9f8fe504 | 4132 | value = kvm_read_cr3(vcpu); |
52a46617 GN |
4133 | break; |
4134 | case 4: | |
4135 | value = kvm_read_cr4(vcpu); | |
4136 | break; | |
4137 | case 8: | |
4138 | value = kvm_get_cr8(vcpu); | |
4139 | break; | |
4140 | default: | |
a737f256 | 4141 | kvm_err("%s: unexpected cr %u\n", __func__, cr); |
52a46617 GN |
4142 | return 0; |
4143 | } | |
4144 | ||
4145 | return value; | |
4146 | } | |
4147 | ||
717746e3 | 4148 | static int emulator_set_cr(struct x86_emulate_ctxt *ctxt, int cr, ulong val) |
52a46617 | 4149 | { |
717746e3 | 4150 | struct kvm_vcpu *vcpu = emul_to_vcpu(ctxt); |
0f12244f GN |
4151 | int res = 0; |
4152 | ||
52a46617 GN |
4153 | switch (cr) { |
4154 | case 0: | |
49a9b07e | 4155 | res = kvm_set_cr0(vcpu, mk_cr_64(kvm_read_cr0(vcpu), val)); |
52a46617 GN |
4156 | break; |
4157 | case 2: | |
4158 | vcpu->arch.cr2 = val; | |
4159 | break; | |
4160 | case 3: | |
2390218b | 4161 | res = kvm_set_cr3(vcpu, val); |
52a46617 GN |
4162 | break; |
4163 | case 4: | |
a83b29c6 | 4164 | res = kvm_set_cr4(vcpu, mk_cr_64(kvm_read_cr4(vcpu), val)); |
52a46617 GN |
4165 | break; |
4166 | case 8: | |
eea1cff9 | 4167 | res = kvm_set_cr8(vcpu, val); |
52a46617 GN |
4168 | break; |
4169 | default: | |
a737f256 | 4170 | kvm_err("%s: unexpected cr %u\n", __func__, cr); |
0f12244f | 4171 | res = -1; |
52a46617 | 4172 | } |
0f12244f GN |
4173 | |
4174 | return res; | |
52a46617 GN |
4175 | } |
4176 | ||
4cee4798 KW |
4177 | static void emulator_set_rflags(struct x86_emulate_ctxt *ctxt, ulong val) |
4178 | { | |
4179 | kvm_set_rflags(emul_to_vcpu(ctxt), val); | |
4180 | } | |
4181 | ||
717746e3 | 4182 | static int emulator_get_cpl(struct x86_emulate_ctxt *ctxt) |
9c537244 | 4183 | { |
717746e3 | 4184 | return kvm_x86_ops->get_cpl(emul_to_vcpu(ctxt)); |
9c537244 GN |
4185 | } |
4186 | ||
4bff1e86 | 4187 | static void emulator_get_gdt(struct x86_emulate_ctxt *ctxt, struct desc_ptr *dt) |
2dafc6c2 | 4188 | { |
4bff1e86 | 4189 | kvm_x86_ops->get_gdt(emul_to_vcpu(ctxt), dt); |
2dafc6c2 GN |
4190 | } |
4191 | ||
4bff1e86 | 4192 | static void emulator_get_idt(struct x86_emulate_ctxt *ctxt, struct desc_ptr *dt) |
160ce1f1 | 4193 | { |
4bff1e86 | 4194 | kvm_x86_ops->get_idt(emul_to_vcpu(ctxt), dt); |
160ce1f1 MG |
4195 | } |
4196 | ||
1ac9d0cf AK |
4197 | static void emulator_set_gdt(struct x86_emulate_ctxt *ctxt, struct desc_ptr *dt) |
4198 | { | |
4199 | kvm_x86_ops->set_gdt(emul_to_vcpu(ctxt), dt); | |
4200 | } | |
4201 | ||
4202 | static void emulator_set_idt(struct x86_emulate_ctxt *ctxt, struct desc_ptr *dt) | |
4203 | { | |
4204 | kvm_x86_ops->set_idt(emul_to_vcpu(ctxt), dt); | |
4205 | } | |
4206 | ||
4bff1e86 AK |
4207 | static unsigned long emulator_get_cached_segment_base( |
4208 | struct x86_emulate_ctxt *ctxt, int seg) | |
5951c442 | 4209 | { |
4bff1e86 | 4210 | return get_segment_base(emul_to_vcpu(ctxt), seg); |
5951c442 GN |
4211 | } |
4212 | ||
1aa36616 AK |
4213 | static bool emulator_get_segment(struct x86_emulate_ctxt *ctxt, u16 *selector, |
4214 | struct desc_struct *desc, u32 *base3, | |
4215 | int seg) | |
2dafc6c2 GN |
4216 | { |
4217 | struct kvm_segment var; | |
4218 | ||
4bff1e86 | 4219 | kvm_get_segment(emul_to_vcpu(ctxt), &var, seg); |
1aa36616 | 4220 | *selector = var.selector; |
2dafc6c2 GN |
4221 | |
4222 | if (var.unusable) | |
4223 | return false; | |
4224 | ||
4225 | if (var.g) | |
4226 | var.limit >>= 12; | |
4227 | set_desc_limit(desc, var.limit); | |
4228 | set_desc_base(desc, (unsigned long)var.base); | |
5601d05b GN |
4229 | #ifdef CONFIG_X86_64 |
4230 | if (base3) | |
4231 | *base3 = var.base >> 32; | |
4232 | #endif | |
2dafc6c2 GN |
4233 | desc->type = var.type; |
4234 | desc->s = var.s; | |
4235 | desc->dpl = var.dpl; | |
4236 | desc->p = var.present; | |
4237 | desc->avl = var.avl; | |
4238 | desc->l = var.l; | |
4239 | desc->d = var.db; | |
4240 | desc->g = var.g; | |
4241 | ||
4242 | return true; | |
4243 | } | |
4244 | ||
1aa36616 AK |
4245 | static void emulator_set_segment(struct x86_emulate_ctxt *ctxt, u16 selector, |
4246 | struct desc_struct *desc, u32 base3, | |
4247 | int seg) | |
2dafc6c2 | 4248 | { |
4bff1e86 | 4249 | struct kvm_vcpu *vcpu = emul_to_vcpu(ctxt); |
2dafc6c2 GN |
4250 | struct kvm_segment var; |
4251 | ||
1aa36616 | 4252 | var.selector = selector; |
2dafc6c2 | 4253 | var.base = get_desc_base(desc); |
5601d05b GN |
4254 | #ifdef CONFIG_X86_64 |
4255 | var.base |= ((u64)base3) << 32; | |
4256 | #endif | |
2dafc6c2 GN |
4257 | var.limit = get_desc_limit(desc); |
4258 | if (desc->g) | |
4259 | var.limit = (var.limit << 12) | 0xfff; | |
4260 | var.type = desc->type; | |
4261 | var.present = desc->p; | |
4262 | var.dpl = desc->dpl; | |
4263 | var.db = desc->d; | |
4264 | var.s = desc->s; | |
4265 | var.l = desc->l; | |
4266 | var.g = desc->g; | |
4267 | var.avl = desc->avl; | |
4268 | var.present = desc->p; | |
4269 | var.unusable = !var.present; | |
4270 | var.padding = 0; | |
4271 | ||
4272 | kvm_set_segment(vcpu, &var, seg); | |
4273 | return; | |
4274 | } | |
4275 | ||
717746e3 AK |
4276 | static int emulator_get_msr(struct x86_emulate_ctxt *ctxt, |
4277 | u32 msr_index, u64 *pdata) | |
4278 | { | |
4279 | return kvm_get_msr(emul_to_vcpu(ctxt), msr_index, pdata); | |
4280 | } | |
4281 | ||
4282 | static int emulator_set_msr(struct x86_emulate_ctxt *ctxt, | |
4283 | u32 msr_index, u64 data) | |
4284 | { | |
4285 | return kvm_set_msr(emul_to_vcpu(ctxt), msr_index, data); | |
4286 | } | |
4287 | ||
222d21aa AK |
4288 | static int emulator_read_pmc(struct x86_emulate_ctxt *ctxt, |
4289 | u32 pmc, u64 *pdata) | |
4290 | { | |
4291 | return kvm_pmu_read_pmc(emul_to_vcpu(ctxt), pmc, pdata); | |
4292 | } | |
4293 | ||
6c3287f7 AK |
4294 | static void emulator_halt(struct x86_emulate_ctxt *ctxt) |
4295 | { | |
4296 | emul_to_vcpu(ctxt)->arch.halt_request = 1; | |
4297 | } | |
4298 | ||
5037f6f3 AK |
4299 | static void emulator_get_fpu(struct x86_emulate_ctxt *ctxt) |
4300 | { | |
4301 | preempt_disable(); | |
5197b808 | 4302 | kvm_load_guest_fpu(emul_to_vcpu(ctxt)); |
5037f6f3 AK |
4303 | /* |
4304 | * CR0.TS may reference the host fpu state, not the guest fpu state, | |
4305 | * so it may be clear at this point. | |
4306 | */ | |
4307 | clts(); | |
4308 | } | |
4309 | ||
4310 | static void emulator_put_fpu(struct x86_emulate_ctxt *ctxt) | |
4311 | { | |
4312 | preempt_enable(); | |
4313 | } | |
4314 | ||
2953538e | 4315 | static int emulator_intercept(struct x86_emulate_ctxt *ctxt, |
8a76d7f2 | 4316 | struct x86_instruction_info *info, |
c4f035c6 AK |
4317 | enum x86_intercept_stage stage) |
4318 | { | |
2953538e | 4319 | return kvm_x86_ops->check_intercept(emul_to_vcpu(ctxt), info, stage); |
c4f035c6 AK |
4320 | } |
4321 | ||
0017f93a | 4322 | static void emulator_get_cpuid(struct x86_emulate_ctxt *ctxt, |
bdb42f5a SB |
4323 | u32 *eax, u32 *ebx, u32 *ecx, u32 *edx) |
4324 | { | |
0017f93a | 4325 | kvm_cpuid(emul_to_vcpu(ctxt), eax, ebx, ecx, edx); |
bdb42f5a SB |
4326 | } |
4327 | ||
dd856efa AK |
4328 | static ulong emulator_read_gpr(struct x86_emulate_ctxt *ctxt, unsigned reg) |
4329 | { | |
4330 | return kvm_register_read(emul_to_vcpu(ctxt), reg); | |
4331 | } | |
4332 | ||
4333 | static void emulator_write_gpr(struct x86_emulate_ctxt *ctxt, unsigned reg, ulong val) | |
4334 | { | |
4335 | kvm_register_write(emul_to_vcpu(ctxt), reg, val); | |
4336 | } | |
4337 | ||
0225fb50 | 4338 | static const struct x86_emulate_ops emulate_ops = { |
dd856efa AK |
4339 | .read_gpr = emulator_read_gpr, |
4340 | .write_gpr = emulator_write_gpr, | |
1871c602 | 4341 | .read_std = kvm_read_guest_virt_system, |
2dafc6c2 | 4342 | .write_std = kvm_write_guest_virt_system, |
1871c602 | 4343 | .fetch = kvm_fetch_guest_virt, |
bbd9b64e CO |
4344 | .read_emulated = emulator_read_emulated, |
4345 | .write_emulated = emulator_write_emulated, | |
4346 | .cmpxchg_emulated = emulator_cmpxchg_emulated, | |
3cb16fe7 | 4347 | .invlpg = emulator_invlpg, |
cf8f70bf GN |
4348 | .pio_in_emulated = emulator_pio_in_emulated, |
4349 | .pio_out_emulated = emulator_pio_out_emulated, | |
1aa36616 AK |
4350 | .get_segment = emulator_get_segment, |
4351 | .set_segment = emulator_set_segment, | |
5951c442 | 4352 | .get_cached_segment_base = emulator_get_cached_segment_base, |
2dafc6c2 | 4353 | .get_gdt = emulator_get_gdt, |
160ce1f1 | 4354 | .get_idt = emulator_get_idt, |
1ac9d0cf AK |
4355 | .set_gdt = emulator_set_gdt, |
4356 | .set_idt = emulator_set_idt, | |
52a46617 GN |
4357 | .get_cr = emulator_get_cr, |
4358 | .set_cr = emulator_set_cr, | |
4cee4798 | 4359 | .set_rflags = emulator_set_rflags, |
9c537244 | 4360 | .cpl = emulator_get_cpl, |
35aa5375 GN |
4361 | .get_dr = emulator_get_dr, |
4362 | .set_dr = emulator_set_dr, | |
717746e3 AK |
4363 | .set_msr = emulator_set_msr, |
4364 | .get_msr = emulator_get_msr, | |
222d21aa | 4365 | .read_pmc = emulator_read_pmc, |
6c3287f7 | 4366 | .halt = emulator_halt, |
bcaf5cc5 | 4367 | .wbinvd = emulator_wbinvd, |
d6aa1000 | 4368 | .fix_hypercall = emulator_fix_hypercall, |
5037f6f3 AK |
4369 | .get_fpu = emulator_get_fpu, |
4370 | .put_fpu = emulator_put_fpu, | |
c4f035c6 | 4371 | .intercept = emulator_intercept, |
bdb42f5a | 4372 | .get_cpuid = emulator_get_cpuid, |
bbd9b64e CO |
4373 | }; |
4374 | ||
95cb2295 GN |
4375 | static void toggle_interruptibility(struct kvm_vcpu *vcpu, u32 mask) |
4376 | { | |
4377 | u32 int_shadow = kvm_x86_ops->get_interrupt_shadow(vcpu, mask); | |
4378 | /* | |
4379 | * an sti; sti; sequence only disable interrupts for the first | |
4380 | * instruction. So, if the last instruction, be it emulated or | |
4381 | * not, left the system with the INT_STI flag enabled, it | |
4382 | * means that the last instruction is an sti. We should not | |
4383 | * leave the flag on in this case. The same goes for mov ss | |
4384 | */ | |
4385 | if (!(int_shadow & mask)) | |
4386 | kvm_x86_ops->set_interrupt_shadow(vcpu, mask); | |
4387 | } | |
4388 | ||
54b8486f GN |
4389 | static void inject_emulated_exception(struct kvm_vcpu *vcpu) |
4390 | { | |
4391 | struct x86_emulate_ctxt *ctxt = &vcpu->arch.emulate_ctxt; | |
da9cb575 | 4392 | if (ctxt->exception.vector == PF_VECTOR) |
6389ee94 | 4393 | kvm_propagate_fault(vcpu, &ctxt->exception); |
da9cb575 AK |
4394 | else if (ctxt->exception.error_code_valid) |
4395 | kvm_queue_exception_e(vcpu, ctxt->exception.vector, | |
4396 | ctxt->exception.error_code); | |
54b8486f | 4397 | else |
da9cb575 | 4398 | kvm_queue_exception(vcpu, ctxt->exception.vector); |
54b8486f GN |
4399 | } |
4400 | ||
dd856efa | 4401 | static void init_decode_cache(struct x86_emulate_ctxt *ctxt) |
b5c9ff73 | 4402 | { |
9dac77fa | 4403 | memset(&ctxt->twobyte, 0, |
dd856efa | 4404 | (void *)&ctxt->_regs - (void *)&ctxt->twobyte); |
b5c9ff73 | 4405 | |
9dac77fa AK |
4406 | ctxt->fetch.start = 0; |
4407 | ctxt->fetch.end = 0; | |
4408 | ctxt->io_read.pos = 0; | |
4409 | ctxt->io_read.end = 0; | |
4410 | ctxt->mem_read.pos = 0; | |
4411 | ctxt->mem_read.end = 0; | |
b5c9ff73 TY |
4412 | } |
4413 | ||
8ec4722d MG |
4414 | static void init_emulate_ctxt(struct kvm_vcpu *vcpu) |
4415 | { | |
adf52235 | 4416 | struct x86_emulate_ctxt *ctxt = &vcpu->arch.emulate_ctxt; |
8ec4722d MG |
4417 | int cs_db, cs_l; |
4418 | ||
8ec4722d MG |
4419 | kvm_x86_ops->get_cs_db_l_bits(vcpu, &cs_db, &cs_l); |
4420 | ||
adf52235 TY |
4421 | ctxt->eflags = kvm_get_rflags(vcpu); |
4422 | ctxt->eip = kvm_rip_read(vcpu); | |
4423 | ctxt->mode = (!is_protmode(vcpu)) ? X86EMUL_MODE_REAL : | |
4424 | (ctxt->eflags & X86_EFLAGS_VM) ? X86EMUL_MODE_VM86 : | |
4425 | cs_l ? X86EMUL_MODE_PROT64 : | |
4426 | cs_db ? X86EMUL_MODE_PROT32 : | |
4427 | X86EMUL_MODE_PROT16; | |
4428 | ctxt->guest_mode = is_guest_mode(vcpu); | |
4429 | ||
dd856efa | 4430 | init_decode_cache(ctxt); |
7ae441ea | 4431 | vcpu->arch.emulate_regs_need_sync_from_vcpu = false; |
8ec4722d MG |
4432 | } |
4433 | ||
71f9833b | 4434 | int kvm_inject_realmode_interrupt(struct kvm_vcpu *vcpu, int irq, int inc_eip) |
63995653 | 4435 | { |
9d74191a | 4436 | struct x86_emulate_ctxt *ctxt = &vcpu->arch.emulate_ctxt; |
63995653 MG |
4437 | int ret; |
4438 | ||
4439 | init_emulate_ctxt(vcpu); | |
4440 | ||
9dac77fa AK |
4441 | ctxt->op_bytes = 2; |
4442 | ctxt->ad_bytes = 2; | |
4443 | ctxt->_eip = ctxt->eip + inc_eip; | |
9d74191a | 4444 | ret = emulate_int_real(ctxt, irq); |
63995653 MG |
4445 | |
4446 | if (ret != X86EMUL_CONTINUE) | |
4447 | return EMULATE_FAIL; | |
4448 | ||
9dac77fa | 4449 | ctxt->eip = ctxt->_eip; |
9d74191a TY |
4450 | kvm_rip_write(vcpu, ctxt->eip); |
4451 | kvm_set_rflags(vcpu, ctxt->eflags); | |
63995653 MG |
4452 | |
4453 | if (irq == NMI_VECTOR) | |
7460fb4a | 4454 | vcpu->arch.nmi_pending = 0; |
63995653 MG |
4455 | else |
4456 | vcpu->arch.interrupt.pending = false; | |
4457 | ||
4458 | return EMULATE_DONE; | |
4459 | } | |
4460 | EXPORT_SYMBOL_GPL(kvm_inject_realmode_interrupt); | |
4461 | ||
6d77dbfc GN |
4462 | static int handle_emulation_failure(struct kvm_vcpu *vcpu) |
4463 | { | |
fc3a9157 JR |
4464 | int r = EMULATE_DONE; |
4465 | ||
6d77dbfc GN |
4466 | ++vcpu->stat.insn_emulation_fail; |
4467 | trace_kvm_emulate_insn_failed(vcpu); | |
fc3a9157 JR |
4468 | if (!is_guest_mode(vcpu)) { |
4469 | vcpu->run->exit_reason = KVM_EXIT_INTERNAL_ERROR; | |
4470 | vcpu->run->internal.suberror = KVM_INTERNAL_ERROR_EMULATION; | |
4471 | vcpu->run->internal.ndata = 0; | |
4472 | r = EMULATE_FAIL; | |
4473 | } | |
6d77dbfc | 4474 | kvm_queue_exception(vcpu, UD_VECTOR); |
fc3a9157 JR |
4475 | |
4476 | return r; | |
6d77dbfc GN |
4477 | } |
4478 | ||
a6f177ef GN |
4479 | static bool reexecute_instruction(struct kvm_vcpu *vcpu, gva_t gva) |
4480 | { | |
4481 | gpa_t gpa; | |
8e3d9d06 | 4482 | pfn_t pfn; |
a6f177ef | 4483 | |
68be0803 GN |
4484 | if (tdp_enabled) |
4485 | return false; | |
4486 | ||
a6f177ef GN |
4487 | /* |
4488 | * if emulation was due to access to shadowed page table | |
4a969980 | 4489 | * and it failed try to unshadow page and re-enter the |
a6f177ef GN |
4490 | * guest to let CPU execute the instruction. |
4491 | */ | |
4492 | if (kvm_mmu_unprotect_page_virt(vcpu, gva)) | |
4493 | return true; | |
4494 | ||
4495 | gpa = kvm_mmu_gva_to_gpa_system(vcpu, gva, NULL); | |
4496 | ||
4497 | if (gpa == UNMAPPED_GVA) | |
4498 | return true; /* let cpu generate fault */ | |
4499 | ||
8e3d9d06 XG |
4500 | /* |
4501 | * Do not retry the unhandleable instruction if it faults on the | |
4502 | * readonly host memory, otherwise it will goto a infinite loop: | |
4503 | * retry instruction -> write #PF -> emulation fail -> retry | |
4504 | * instruction -> ... | |
4505 | */ | |
4506 | pfn = gfn_to_pfn(vcpu->kvm, gpa_to_gfn(gpa)); | |
4507 | if (!is_error_pfn(pfn)) { | |
4508 | kvm_release_pfn_clean(pfn); | |
a6f177ef | 4509 | return true; |
8e3d9d06 | 4510 | } |
a6f177ef GN |
4511 | |
4512 | return false; | |
4513 | } | |
4514 | ||
1cb3f3ae XG |
4515 | static bool retry_instruction(struct x86_emulate_ctxt *ctxt, |
4516 | unsigned long cr2, int emulation_type) | |
4517 | { | |
4518 | struct kvm_vcpu *vcpu = emul_to_vcpu(ctxt); | |
4519 | unsigned long last_retry_eip, last_retry_addr, gpa = cr2; | |
4520 | ||
4521 | last_retry_eip = vcpu->arch.last_retry_eip; | |
4522 | last_retry_addr = vcpu->arch.last_retry_addr; | |
4523 | ||
4524 | /* | |
4525 | * If the emulation is caused by #PF and it is non-page_table | |
4526 | * writing instruction, it means the VM-EXIT is caused by shadow | |
4527 | * page protected, we can zap the shadow page and retry this | |
4528 | * instruction directly. | |
4529 | * | |
4530 | * Note: if the guest uses a non-page-table modifying instruction | |
4531 | * on the PDE that points to the instruction, then we will unmap | |
4532 | * the instruction and go to an infinite loop. So, we cache the | |
4533 | * last retried eip and the last fault address, if we meet the eip | |
4534 | * and the address again, we can break out of the potential infinite | |
4535 | * loop. | |
4536 | */ | |
4537 | vcpu->arch.last_retry_eip = vcpu->arch.last_retry_addr = 0; | |
4538 | ||
4539 | if (!(emulation_type & EMULTYPE_RETRY)) | |
4540 | return false; | |
4541 | ||
4542 | if (x86_page_table_writing_insn(ctxt)) | |
4543 | return false; | |
4544 | ||
4545 | if (ctxt->eip == last_retry_eip && last_retry_addr == cr2) | |
4546 | return false; | |
4547 | ||
4548 | vcpu->arch.last_retry_eip = ctxt->eip; | |
4549 | vcpu->arch.last_retry_addr = cr2; | |
4550 | ||
4551 | if (!vcpu->arch.mmu.direct_map) | |
4552 | gpa = kvm_mmu_gva_to_gpa_write(vcpu, cr2, NULL); | |
4553 | ||
4554 | kvm_mmu_unprotect_page(vcpu->kvm, gpa >> PAGE_SHIFT); | |
4555 | ||
4556 | return true; | |
4557 | } | |
4558 | ||
716d51ab GN |
4559 | static int complete_emulated_mmio(struct kvm_vcpu *vcpu); |
4560 | static int complete_emulated_pio(struct kvm_vcpu *vcpu); | |
4561 | ||
51d8b661 AP |
4562 | int x86_emulate_instruction(struct kvm_vcpu *vcpu, |
4563 | unsigned long cr2, | |
dc25e89e AP |
4564 | int emulation_type, |
4565 | void *insn, | |
4566 | int insn_len) | |
bbd9b64e | 4567 | { |
95cb2295 | 4568 | int r; |
9d74191a | 4569 | struct x86_emulate_ctxt *ctxt = &vcpu->arch.emulate_ctxt; |
7ae441ea | 4570 | bool writeback = true; |
bbd9b64e | 4571 | |
26eef70c | 4572 | kvm_clear_exception_queue(vcpu); |
8d7d8102 | 4573 | |
571008da | 4574 | if (!(emulation_type & EMULTYPE_NO_DECODE)) { |
8ec4722d | 4575 | init_emulate_ctxt(vcpu); |
9d74191a TY |
4576 | ctxt->interruptibility = 0; |
4577 | ctxt->have_exception = false; | |
4578 | ctxt->perm_ok = false; | |
bbd9b64e | 4579 | |
9d74191a | 4580 | ctxt->only_vendor_specific_insn |
4005996e AK |
4581 | = emulation_type & EMULTYPE_TRAP_UD; |
4582 | ||
9d74191a | 4583 | r = x86_decode_insn(ctxt, insn, insn_len); |
bbd9b64e | 4584 | |
e46479f8 | 4585 | trace_kvm_emulate_insn_start(vcpu); |
f2b5756b | 4586 | ++vcpu->stat.insn_emulation; |
1d2887e2 | 4587 | if (r != EMULATION_OK) { |
4005996e AK |
4588 | if (emulation_type & EMULTYPE_TRAP_UD) |
4589 | return EMULATE_FAIL; | |
a6f177ef | 4590 | if (reexecute_instruction(vcpu, cr2)) |
bbd9b64e | 4591 | return EMULATE_DONE; |
6d77dbfc GN |
4592 | if (emulation_type & EMULTYPE_SKIP) |
4593 | return EMULATE_FAIL; | |
4594 | return handle_emulation_failure(vcpu); | |
bbd9b64e CO |
4595 | } |
4596 | } | |
4597 | ||
ba8afb6b | 4598 | if (emulation_type & EMULTYPE_SKIP) { |
9dac77fa | 4599 | kvm_rip_write(vcpu, ctxt->_eip); |
ba8afb6b GN |
4600 | return EMULATE_DONE; |
4601 | } | |
4602 | ||
1cb3f3ae XG |
4603 | if (retry_instruction(ctxt, cr2, emulation_type)) |
4604 | return EMULATE_DONE; | |
4605 | ||
7ae441ea | 4606 | /* this is needed for vmware backdoor interface to work since it |
4d2179e1 | 4607 | changes registers values during IO operation */ |
7ae441ea GN |
4608 | if (vcpu->arch.emulate_regs_need_sync_from_vcpu) { |
4609 | vcpu->arch.emulate_regs_need_sync_from_vcpu = false; | |
dd856efa | 4610 | emulator_invalidate_register_cache(ctxt); |
7ae441ea | 4611 | } |
4d2179e1 | 4612 | |
5cd21917 | 4613 | restart: |
9d74191a | 4614 | r = x86_emulate_insn(ctxt); |
bbd9b64e | 4615 | |
775fde86 JR |
4616 | if (r == EMULATION_INTERCEPTED) |
4617 | return EMULATE_DONE; | |
4618 | ||
d2ddd1c4 | 4619 | if (r == EMULATION_FAILED) { |
a6f177ef | 4620 | if (reexecute_instruction(vcpu, cr2)) |
c3cd7ffa GN |
4621 | return EMULATE_DONE; |
4622 | ||
6d77dbfc | 4623 | return handle_emulation_failure(vcpu); |
bbd9b64e CO |
4624 | } |
4625 | ||
9d74191a | 4626 | if (ctxt->have_exception) { |
54b8486f | 4627 | inject_emulated_exception(vcpu); |
d2ddd1c4 GN |
4628 | r = EMULATE_DONE; |
4629 | } else if (vcpu->arch.pio.count) { | |
3457e419 GN |
4630 | if (!vcpu->arch.pio.in) |
4631 | vcpu->arch.pio.count = 0; | |
716d51ab | 4632 | else { |
7ae441ea | 4633 | writeback = false; |
716d51ab GN |
4634 | vcpu->arch.complete_userspace_io = complete_emulated_pio; |
4635 | } | |
e85d28f8 | 4636 | r = EMULATE_DO_MMIO; |
7ae441ea GN |
4637 | } else if (vcpu->mmio_needed) { |
4638 | if (!vcpu->mmio_is_write) | |
4639 | writeback = false; | |
e85d28f8 | 4640 | r = EMULATE_DO_MMIO; |
716d51ab | 4641 | vcpu->arch.complete_userspace_io = complete_emulated_mmio; |
7ae441ea | 4642 | } else if (r == EMULATION_RESTART) |
5cd21917 | 4643 | goto restart; |
d2ddd1c4 GN |
4644 | else |
4645 | r = EMULATE_DONE; | |
f850e2e6 | 4646 | |
7ae441ea | 4647 | if (writeback) { |
9d74191a TY |
4648 | toggle_interruptibility(vcpu, ctxt->interruptibility); |
4649 | kvm_set_rflags(vcpu, ctxt->eflags); | |
7ae441ea | 4650 | kvm_make_request(KVM_REQ_EVENT, vcpu); |
7ae441ea | 4651 | vcpu->arch.emulate_regs_need_sync_to_vcpu = false; |
9d74191a | 4652 | kvm_rip_write(vcpu, ctxt->eip); |
7ae441ea GN |
4653 | } else |
4654 | vcpu->arch.emulate_regs_need_sync_to_vcpu = true; | |
e85d28f8 GN |
4655 | |
4656 | return r; | |
de7d789a | 4657 | } |
51d8b661 | 4658 | EXPORT_SYMBOL_GPL(x86_emulate_instruction); |
de7d789a | 4659 | |
cf8f70bf | 4660 | int kvm_fast_pio_out(struct kvm_vcpu *vcpu, int size, unsigned short port) |
de7d789a | 4661 | { |
cf8f70bf | 4662 | unsigned long val = kvm_register_read(vcpu, VCPU_REGS_RAX); |
ca1d4a9e AK |
4663 | int ret = emulator_pio_out_emulated(&vcpu->arch.emulate_ctxt, |
4664 | size, port, &val, 1); | |
cf8f70bf | 4665 | /* do not return to emulator after return from userspace */ |
7972995b | 4666 | vcpu->arch.pio.count = 0; |
de7d789a CO |
4667 | return ret; |
4668 | } | |
cf8f70bf | 4669 | EXPORT_SYMBOL_GPL(kvm_fast_pio_out); |
de7d789a | 4670 | |
8cfdc000 ZA |
4671 | static void tsc_bad(void *info) |
4672 | { | |
0a3aee0d | 4673 | __this_cpu_write(cpu_tsc_khz, 0); |
8cfdc000 ZA |
4674 | } |
4675 | ||
4676 | static void tsc_khz_changed(void *data) | |
c8076604 | 4677 | { |
8cfdc000 ZA |
4678 | struct cpufreq_freqs *freq = data; |
4679 | unsigned long khz = 0; | |
4680 | ||
4681 | if (data) | |
4682 | khz = freq->new; | |
4683 | else if (!boot_cpu_has(X86_FEATURE_CONSTANT_TSC)) | |
4684 | khz = cpufreq_quick_get(raw_smp_processor_id()); | |
4685 | if (!khz) | |
4686 | khz = tsc_khz; | |
0a3aee0d | 4687 | __this_cpu_write(cpu_tsc_khz, khz); |
c8076604 GH |
4688 | } |
4689 | ||
c8076604 GH |
4690 | static int kvmclock_cpufreq_notifier(struct notifier_block *nb, unsigned long val, |
4691 | void *data) | |
4692 | { | |
4693 | struct cpufreq_freqs *freq = data; | |
4694 | struct kvm *kvm; | |
4695 | struct kvm_vcpu *vcpu; | |
4696 | int i, send_ipi = 0; | |
4697 | ||
8cfdc000 ZA |
4698 | /* |
4699 | * We allow guests to temporarily run on slowing clocks, | |
4700 | * provided we notify them after, or to run on accelerating | |
4701 | * clocks, provided we notify them before. Thus time never | |
4702 | * goes backwards. | |
4703 | * | |
4704 | * However, we have a problem. We can't atomically update | |
4705 | * the frequency of a given CPU from this function; it is | |
4706 | * merely a notifier, which can be called from any CPU. | |
4707 | * Changing the TSC frequency at arbitrary points in time | |
4708 | * requires a recomputation of local variables related to | |
4709 | * the TSC for each VCPU. We must flag these local variables | |
4710 | * to be updated and be sure the update takes place with the | |
4711 | * new frequency before any guests proceed. | |
4712 | * | |
4713 | * Unfortunately, the combination of hotplug CPU and frequency | |
4714 | * change creates an intractable locking scenario; the order | |
4715 | * of when these callouts happen is undefined with respect to | |
4716 | * CPU hotplug, and they can race with each other. As such, | |
4717 | * merely setting per_cpu(cpu_tsc_khz) = X during a hotadd is | |
4718 | * undefined; you can actually have a CPU frequency change take | |
4719 | * place in between the computation of X and the setting of the | |
4720 | * variable. To protect against this problem, all updates of | |
4721 | * the per_cpu tsc_khz variable are done in an interrupt | |
4722 | * protected IPI, and all callers wishing to update the value | |
4723 | * must wait for a synchronous IPI to complete (which is trivial | |
4724 | * if the caller is on the CPU already). This establishes the | |
4725 | * necessary total order on variable updates. | |
4726 | * | |
4727 | * Note that because a guest time update may take place | |
4728 | * anytime after the setting of the VCPU's request bit, the | |
4729 | * correct TSC value must be set before the request. However, | |
4730 | * to ensure the update actually makes it to any guest which | |
4731 | * starts running in hardware virtualization between the set | |
4732 | * and the acquisition of the spinlock, we must also ping the | |
4733 | * CPU after setting the request bit. | |
4734 | * | |
4735 | */ | |
4736 | ||
c8076604 GH |
4737 | if (val == CPUFREQ_PRECHANGE && freq->old > freq->new) |
4738 | return 0; | |
4739 | if (val == CPUFREQ_POSTCHANGE && freq->old < freq->new) | |
4740 | return 0; | |
8cfdc000 ZA |
4741 | |
4742 | smp_call_function_single(freq->cpu, tsc_khz_changed, freq, 1); | |
c8076604 | 4743 | |
e935b837 | 4744 | raw_spin_lock(&kvm_lock); |
c8076604 | 4745 | list_for_each_entry(kvm, &vm_list, vm_list) { |
988a2cae | 4746 | kvm_for_each_vcpu(i, vcpu, kvm) { |
c8076604 GH |
4747 | if (vcpu->cpu != freq->cpu) |
4748 | continue; | |
c285545f | 4749 | kvm_make_request(KVM_REQ_CLOCK_UPDATE, vcpu); |
c8076604 | 4750 | if (vcpu->cpu != smp_processor_id()) |
8cfdc000 | 4751 | send_ipi = 1; |
c8076604 GH |
4752 | } |
4753 | } | |
e935b837 | 4754 | raw_spin_unlock(&kvm_lock); |
c8076604 GH |
4755 | |
4756 | if (freq->old < freq->new && send_ipi) { | |
4757 | /* | |
4758 | * We upscale the frequency. Must make the guest | |
4759 | * doesn't see old kvmclock values while running with | |
4760 | * the new frequency, otherwise we risk the guest sees | |
4761 | * time go backwards. | |
4762 | * | |
4763 | * In case we update the frequency for another cpu | |
4764 | * (which might be in guest context) send an interrupt | |
4765 | * to kick the cpu out of guest context. Next time | |
4766 | * guest context is entered kvmclock will be updated, | |
4767 | * so the guest will not see stale values. | |
4768 | */ | |
8cfdc000 | 4769 | smp_call_function_single(freq->cpu, tsc_khz_changed, freq, 1); |
c8076604 GH |
4770 | } |
4771 | return 0; | |
4772 | } | |
4773 | ||
4774 | static struct notifier_block kvmclock_cpufreq_notifier_block = { | |
8cfdc000 ZA |
4775 | .notifier_call = kvmclock_cpufreq_notifier |
4776 | }; | |
4777 | ||
4778 | static int kvmclock_cpu_notifier(struct notifier_block *nfb, | |
4779 | unsigned long action, void *hcpu) | |
4780 | { | |
4781 | unsigned int cpu = (unsigned long)hcpu; | |
4782 | ||
4783 | switch (action) { | |
4784 | case CPU_ONLINE: | |
4785 | case CPU_DOWN_FAILED: | |
4786 | smp_call_function_single(cpu, tsc_khz_changed, NULL, 1); | |
4787 | break; | |
4788 | case CPU_DOWN_PREPARE: | |
4789 | smp_call_function_single(cpu, tsc_bad, NULL, 1); | |
4790 | break; | |
4791 | } | |
4792 | return NOTIFY_OK; | |
4793 | } | |
4794 | ||
4795 | static struct notifier_block kvmclock_cpu_notifier_block = { | |
4796 | .notifier_call = kvmclock_cpu_notifier, | |
4797 | .priority = -INT_MAX | |
c8076604 GH |
4798 | }; |
4799 | ||
b820cc0c ZA |
4800 | static void kvm_timer_init(void) |
4801 | { | |
4802 | int cpu; | |
4803 | ||
c285545f | 4804 | max_tsc_khz = tsc_khz; |
8cfdc000 | 4805 | register_hotcpu_notifier(&kvmclock_cpu_notifier_block); |
b820cc0c | 4806 | if (!boot_cpu_has(X86_FEATURE_CONSTANT_TSC)) { |
c285545f ZA |
4807 | #ifdef CONFIG_CPU_FREQ |
4808 | struct cpufreq_policy policy; | |
4809 | memset(&policy, 0, sizeof(policy)); | |
3e26f230 AK |
4810 | cpu = get_cpu(); |
4811 | cpufreq_get_policy(&policy, cpu); | |
c285545f ZA |
4812 | if (policy.cpuinfo.max_freq) |
4813 | max_tsc_khz = policy.cpuinfo.max_freq; | |
3e26f230 | 4814 | put_cpu(); |
c285545f | 4815 | #endif |
b820cc0c ZA |
4816 | cpufreq_register_notifier(&kvmclock_cpufreq_notifier_block, |
4817 | CPUFREQ_TRANSITION_NOTIFIER); | |
4818 | } | |
c285545f | 4819 | pr_debug("kvm: max_tsc_khz = %ld\n", max_tsc_khz); |
8cfdc000 ZA |
4820 | for_each_online_cpu(cpu) |
4821 | smp_call_function_single(cpu, tsc_khz_changed, NULL, 1); | |
b820cc0c ZA |
4822 | } |
4823 | ||
ff9d07a0 ZY |
4824 | static DEFINE_PER_CPU(struct kvm_vcpu *, current_vcpu); |
4825 | ||
f5132b01 | 4826 | int kvm_is_in_guest(void) |
ff9d07a0 | 4827 | { |
086c9855 | 4828 | return __this_cpu_read(current_vcpu) != NULL; |
ff9d07a0 ZY |
4829 | } |
4830 | ||
4831 | static int kvm_is_user_mode(void) | |
4832 | { | |
4833 | int user_mode = 3; | |
dcf46b94 | 4834 | |
086c9855 AS |
4835 | if (__this_cpu_read(current_vcpu)) |
4836 | user_mode = kvm_x86_ops->get_cpl(__this_cpu_read(current_vcpu)); | |
dcf46b94 | 4837 | |
ff9d07a0 ZY |
4838 | return user_mode != 0; |
4839 | } | |
4840 | ||
4841 | static unsigned long kvm_get_guest_ip(void) | |
4842 | { | |
4843 | unsigned long ip = 0; | |
dcf46b94 | 4844 | |
086c9855 AS |
4845 | if (__this_cpu_read(current_vcpu)) |
4846 | ip = kvm_rip_read(__this_cpu_read(current_vcpu)); | |
dcf46b94 | 4847 | |
ff9d07a0 ZY |
4848 | return ip; |
4849 | } | |
4850 | ||
4851 | static struct perf_guest_info_callbacks kvm_guest_cbs = { | |
4852 | .is_in_guest = kvm_is_in_guest, | |
4853 | .is_user_mode = kvm_is_user_mode, | |
4854 | .get_guest_ip = kvm_get_guest_ip, | |
4855 | }; | |
4856 | ||
4857 | void kvm_before_handle_nmi(struct kvm_vcpu *vcpu) | |
4858 | { | |
086c9855 | 4859 | __this_cpu_write(current_vcpu, vcpu); |
ff9d07a0 ZY |
4860 | } |
4861 | EXPORT_SYMBOL_GPL(kvm_before_handle_nmi); | |
4862 | ||
4863 | void kvm_after_handle_nmi(struct kvm_vcpu *vcpu) | |
4864 | { | |
086c9855 | 4865 | __this_cpu_write(current_vcpu, NULL); |
ff9d07a0 ZY |
4866 | } |
4867 | EXPORT_SYMBOL_GPL(kvm_after_handle_nmi); | |
4868 | ||
ce88decf XG |
4869 | static void kvm_set_mmio_spte_mask(void) |
4870 | { | |
4871 | u64 mask; | |
4872 | int maxphyaddr = boot_cpu_data.x86_phys_bits; | |
4873 | ||
4874 | /* | |
4875 | * Set the reserved bits and the present bit of an paging-structure | |
4876 | * entry to generate page fault with PFER.RSV = 1. | |
4877 | */ | |
4878 | mask = ((1ull << (62 - maxphyaddr + 1)) - 1) << maxphyaddr; | |
4879 | mask |= 1ull; | |
4880 | ||
4881 | #ifdef CONFIG_X86_64 | |
4882 | /* | |
4883 | * If reserved bit is not supported, clear the present bit to disable | |
4884 | * mmio page fault. | |
4885 | */ | |
4886 | if (maxphyaddr == 52) | |
4887 | mask &= ~1ull; | |
4888 | #endif | |
4889 | ||
4890 | kvm_mmu_set_mmio_spte_mask(mask); | |
4891 | } | |
4892 | ||
f8c16bba | 4893 | int kvm_arch_init(void *opaque) |
043405e1 | 4894 | { |
b820cc0c | 4895 | int r; |
f8c16bba ZX |
4896 | struct kvm_x86_ops *ops = (struct kvm_x86_ops *)opaque; |
4897 | ||
f8c16bba ZX |
4898 | if (kvm_x86_ops) { |
4899 | printk(KERN_ERR "kvm: already loaded the other module\n"); | |
56c6d28a ZX |
4900 | r = -EEXIST; |
4901 | goto out; | |
f8c16bba ZX |
4902 | } |
4903 | ||
4904 | if (!ops->cpu_has_kvm_support()) { | |
4905 | printk(KERN_ERR "kvm: no hardware support\n"); | |
56c6d28a ZX |
4906 | r = -EOPNOTSUPP; |
4907 | goto out; | |
f8c16bba ZX |
4908 | } |
4909 | if (ops->disabled_by_bios()) { | |
4910 | printk(KERN_ERR "kvm: disabled by bios\n"); | |
56c6d28a ZX |
4911 | r = -EOPNOTSUPP; |
4912 | goto out; | |
f8c16bba ZX |
4913 | } |
4914 | ||
97db56ce AK |
4915 | r = kvm_mmu_module_init(); |
4916 | if (r) | |
4917 | goto out; | |
4918 | ||
ce88decf | 4919 | kvm_set_mmio_spte_mask(); |
97db56ce AK |
4920 | kvm_init_msr_list(); |
4921 | ||
f8c16bba | 4922 | kvm_x86_ops = ops; |
7b52345e | 4923 | kvm_mmu_set_mask_ptes(PT_USER_MASK, PT_ACCESSED_MASK, |
4b12f0de | 4924 | PT_DIRTY_MASK, PT64_NX_MASK, 0); |
c8076604 | 4925 | |
b820cc0c | 4926 | kvm_timer_init(); |
c8076604 | 4927 | |
ff9d07a0 ZY |
4928 | perf_register_guest_info_callbacks(&kvm_guest_cbs); |
4929 | ||
2acf923e DC |
4930 | if (cpu_has_xsave) |
4931 | host_xcr0 = xgetbv(XCR_XFEATURE_ENABLED_MASK); | |
4932 | ||
c5cc421b | 4933 | kvm_lapic_init(); |
f8c16bba | 4934 | return 0; |
56c6d28a ZX |
4935 | |
4936 | out: | |
56c6d28a | 4937 | return r; |
043405e1 | 4938 | } |
8776e519 | 4939 | |
f8c16bba ZX |
4940 | void kvm_arch_exit(void) |
4941 | { | |
ff9d07a0 ZY |
4942 | perf_unregister_guest_info_callbacks(&kvm_guest_cbs); |
4943 | ||
888d256e JK |
4944 | if (!boot_cpu_has(X86_FEATURE_CONSTANT_TSC)) |
4945 | cpufreq_unregister_notifier(&kvmclock_cpufreq_notifier_block, | |
4946 | CPUFREQ_TRANSITION_NOTIFIER); | |
8cfdc000 | 4947 | unregister_hotcpu_notifier(&kvmclock_cpu_notifier_block); |
f8c16bba | 4948 | kvm_x86_ops = NULL; |
56c6d28a ZX |
4949 | kvm_mmu_module_exit(); |
4950 | } | |
f8c16bba | 4951 | |
8776e519 HB |
4952 | int kvm_emulate_halt(struct kvm_vcpu *vcpu) |
4953 | { | |
4954 | ++vcpu->stat.halt_exits; | |
4955 | if (irqchip_in_kernel(vcpu->kvm)) { | |
a4535290 | 4956 | vcpu->arch.mp_state = KVM_MP_STATE_HALTED; |
8776e519 HB |
4957 | return 1; |
4958 | } else { | |
4959 | vcpu->run->exit_reason = KVM_EXIT_HLT; | |
4960 | return 0; | |
4961 | } | |
4962 | } | |
4963 | EXPORT_SYMBOL_GPL(kvm_emulate_halt); | |
4964 | ||
55cd8e5a GN |
4965 | int kvm_hv_hypercall(struct kvm_vcpu *vcpu) |
4966 | { | |
4967 | u64 param, ingpa, outgpa, ret; | |
4968 | uint16_t code, rep_idx, rep_cnt, res = HV_STATUS_SUCCESS, rep_done = 0; | |
4969 | bool fast, longmode; | |
4970 | int cs_db, cs_l; | |
4971 | ||
4972 | /* | |
4973 | * hypercall generates UD from non zero cpl and real mode | |
4974 | * per HYPER-V spec | |
4975 | */ | |
3eeb3288 | 4976 | if (kvm_x86_ops->get_cpl(vcpu) != 0 || !is_protmode(vcpu)) { |
55cd8e5a GN |
4977 | kvm_queue_exception(vcpu, UD_VECTOR); |
4978 | return 0; | |
4979 | } | |
4980 | ||
4981 | kvm_x86_ops->get_cs_db_l_bits(vcpu, &cs_db, &cs_l); | |
4982 | longmode = is_long_mode(vcpu) && cs_l == 1; | |
4983 | ||
4984 | if (!longmode) { | |
ccd46936 GN |
4985 | param = ((u64)kvm_register_read(vcpu, VCPU_REGS_RDX) << 32) | |
4986 | (kvm_register_read(vcpu, VCPU_REGS_RAX) & 0xffffffff); | |
4987 | ingpa = ((u64)kvm_register_read(vcpu, VCPU_REGS_RBX) << 32) | | |
4988 | (kvm_register_read(vcpu, VCPU_REGS_RCX) & 0xffffffff); | |
4989 | outgpa = ((u64)kvm_register_read(vcpu, VCPU_REGS_RDI) << 32) | | |
4990 | (kvm_register_read(vcpu, VCPU_REGS_RSI) & 0xffffffff); | |
55cd8e5a GN |
4991 | } |
4992 | #ifdef CONFIG_X86_64 | |
4993 | else { | |
4994 | param = kvm_register_read(vcpu, VCPU_REGS_RCX); | |
4995 | ingpa = kvm_register_read(vcpu, VCPU_REGS_RDX); | |
4996 | outgpa = kvm_register_read(vcpu, VCPU_REGS_R8); | |
4997 | } | |
4998 | #endif | |
4999 | ||
5000 | code = param & 0xffff; | |
5001 | fast = (param >> 16) & 0x1; | |
5002 | rep_cnt = (param >> 32) & 0xfff; | |
5003 | rep_idx = (param >> 48) & 0xfff; | |
5004 | ||
5005 | trace_kvm_hv_hypercall(code, fast, rep_cnt, rep_idx, ingpa, outgpa); | |
5006 | ||
c25bc163 GN |
5007 | switch (code) { |
5008 | case HV_X64_HV_NOTIFY_LONG_SPIN_WAIT: | |
5009 | kvm_vcpu_on_spin(vcpu); | |
5010 | break; | |
5011 | default: | |
5012 | res = HV_STATUS_INVALID_HYPERCALL_CODE; | |
5013 | break; | |
5014 | } | |
55cd8e5a GN |
5015 | |
5016 | ret = res | (((u64)rep_done & 0xfff) << 32); | |
5017 | if (longmode) { | |
5018 | kvm_register_write(vcpu, VCPU_REGS_RAX, ret); | |
5019 | } else { | |
5020 | kvm_register_write(vcpu, VCPU_REGS_RDX, ret >> 32); | |
5021 | kvm_register_write(vcpu, VCPU_REGS_RAX, ret & 0xffffffff); | |
5022 | } | |
5023 | ||
5024 | return 1; | |
5025 | } | |
5026 | ||
8776e519 HB |
5027 | int kvm_emulate_hypercall(struct kvm_vcpu *vcpu) |
5028 | { | |
5029 | unsigned long nr, a0, a1, a2, a3, ret; | |
2f333bcb | 5030 | int r = 1; |
8776e519 | 5031 | |
55cd8e5a GN |
5032 | if (kvm_hv_hypercall_enabled(vcpu->kvm)) |
5033 | return kvm_hv_hypercall(vcpu); | |
5034 | ||
5fdbf976 MT |
5035 | nr = kvm_register_read(vcpu, VCPU_REGS_RAX); |
5036 | a0 = kvm_register_read(vcpu, VCPU_REGS_RBX); | |
5037 | a1 = kvm_register_read(vcpu, VCPU_REGS_RCX); | |
5038 | a2 = kvm_register_read(vcpu, VCPU_REGS_RDX); | |
5039 | a3 = kvm_register_read(vcpu, VCPU_REGS_RSI); | |
8776e519 | 5040 | |
229456fc | 5041 | trace_kvm_hypercall(nr, a0, a1, a2, a3); |
2714d1d3 | 5042 | |
8776e519 HB |
5043 | if (!is_long_mode(vcpu)) { |
5044 | nr &= 0xFFFFFFFF; | |
5045 | a0 &= 0xFFFFFFFF; | |
5046 | a1 &= 0xFFFFFFFF; | |
5047 | a2 &= 0xFFFFFFFF; | |
5048 | a3 &= 0xFFFFFFFF; | |
5049 | } | |
5050 | ||
07708c4a JK |
5051 | if (kvm_x86_ops->get_cpl(vcpu) != 0) { |
5052 | ret = -KVM_EPERM; | |
5053 | goto out; | |
5054 | } | |
5055 | ||
8776e519 | 5056 | switch (nr) { |
b93463aa AK |
5057 | case KVM_HC_VAPIC_POLL_IRQ: |
5058 | ret = 0; | |
5059 | break; | |
8776e519 HB |
5060 | default: |
5061 | ret = -KVM_ENOSYS; | |
5062 | break; | |
5063 | } | |
07708c4a | 5064 | out: |
5fdbf976 | 5065 | kvm_register_write(vcpu, VCPU_REGS_RAX, ret); |
f11c3a8d | 5066 | ++vcpu->stat.hypercalls; |
2f333bcb | 5067 | return r; |
8776e519 HB |
5068 | } |
5069 | EXPORT_SYMBOL_GPL(kvm_emulate_hypercall); | |
5070 | ||
d6aa1000 | 5071 | int emulator_fix_hypercall(struct x86_emulate_ctxt *ctxt) |
8776e519 | 5072 | { |
d6aa1000 | 5073 | struct kvm_vcpu *vcpu = emul_to_vcpu(ctxt); |
8776e519 | 5074 | char instruction[3]; |
5fdbf976 | 5075 | unsigned long rip = kvm_rip_read(vcpu); |
8776e519 | 5076 | |
8776e519 HB |
5077 | /* |
5078 | * Blow out the MMU to ensure that no other VCPU has an active mapping | |
5079 | * to ensure that the updated hypercall appears atomically across all | |
5080 | * VCPUs. | |
5081 | */ | |
5082 | kvm_mmu_zap_all(vcpu->kvm); | |
5083 | ||
8776e519 | 5084 | kvm_x86_ops->patch_hypercall(vcpu, instruction); |
8776e519 | 5085 | |
9d74191a | 5086 | return emulator_write_emulated(ctxt, rip, instruction, 3, NULL); |
8776e519 HB |
5087 | } |
5088 | ||
b6c7a5dc HB |
5089 | /* |
5090 | * Check if userspace requested an interrupt window, and that the | |
5091 | * interrupt window is open. | |
5092 | * | |
5093 | * No need to exit to userspace if we already have an interrupt queued. | |
5094 | */ | |
851ba692 | 5095 | static int dm_request_for_irq_injection(struct kvm_vcpu *vcpu) |
b6c7a5dc | 5096 | { |
8061823a | 5097 | return (!irqchip_in_kernel(vcpu->kvm) && !kvm_cpu_has_interrupt(vcpu) && |
851ba692 | 5098 | vcpu->run->request_interrupt_window && |
5df56646 | 5099 | kvm_arch_interrupt_allowed(vcpu)); |
b6c7a5dc HB |
5100 | } |
5101 | ||
851ba692 | 5102 | static void post_kvm_run_save(struct kvm_vcpu *vcpu) |
b6c7a5dc | 5103 | { |
851ba692 AK |
5104 | struct kvm_run *kvm_run = vcpu->run; |
5105 | ||
91586a3b | 5106 | kvm_run->if_flag = (kvm_get_rflags(vcpu) & X86_EFLAGS_IF) != 0; |
2d3ad1f4 | 5107 | kvm_run->cr8 = kvm_get_cr8(vcpu); |
b6c7a5dc | 5108 | kvm_run->apic_base = kvm_get_apic_base(vcpu); |
4531220b | 5109 | if (irqchip_in_kernel(vcpu->kvm)) |
b6c7a5dc | 5110 | kvm_run->ready_for_interrupt_injection = 1; |
4531220b | 5111 | else |
b6c7a5dc | 5112 | kvm_run->ready_for_interrupt_injection = |
fa9726b0 GN |
5113 | kvm_arch_interrupt_allowed(vcpu) && |
5114 | !kvm_cpu_has_interrupt(vcpu) && | |
5115 | !kvm_event_needs_reinjection(vcpu); | |
b6c7a5dc HB |
5116 | } |
5117 | ||
4484141a | 5118 | static int vapic_enter(struct kvm_vcpu *vcpu) |
b93463aa AK |
5119 | { |
5120 | struct kvm_lapic *apic = vcpu->arch.apic; | |
5121 | struct page *page; | |
5122 | ||
5123 | if (!apic || !apic->vapic_addr) | |
4484141a | 5124 | return 0; |
b93463aa AK |
5125 | |
5126 | page = gfn_to_page(vcpu->kvm, apic->vapic_addr >> PAGE_SHIFT); | |
4484141a XG |
5127 | if (is_error_page(page)) |
5128 | return -EFAULT; | |
72dc67a6 IE |
5129 | |
5130 | vcpu->arch.apic->vapic_page = page; | |
4484141a | 5131 | return 0; |
b93463aa AK |
5132 | } |
5133 | ||
5134 | static void vapic_exit(struct kvm_vcpu *vcpu) | |
5135 | { | |
5136 | struct kvm_lapic *apic = vcpu->arch.apic; | |
f656ce01 | 5137 | int idx; |
b93463aa AK |
5138 | |
5139 | if (!apic || !apic->vapic_addr) | |
5140 | return; | |
5141 | ||
f656ce01 | 5142 | idx = srcu_read_lock(&vcpu->kvm->srcu); |
b93463aa AK |
5143 | kvm_release_page_dirty(apic->vapic_page); |
5144 | mark_page_dirty(vcpu->kvm, apic->vapic_addr >> PAGE_SHIFT); | |
f656ce01 | 5145 | srcu_read_unlock(&vcpu->kvm->srcu, idx); |
b93463aa AK |
5146 | } |
5147 | ||
95ba8273 GN |
5148 | static void update_cr8_intercept(struct kvm_vcpu *vcpu) |
5149 | { | |
5150 | int max_irr, tpr; | |
5151 | ||
5152 | if (!kvm_x86_ops->update_cr8_intercept) | |
5153 | return; | |
5154 | ||
88c808fd AK |
5155 | if (!vcpu->arch.apic) |
5156 | return; | |
5157 | ||
8db3baa2 GN |
5158 | if (!vcpu->arch.apic->vapic_addr) |
5159 | max_irr = kvm_lapic_find_highest_irr(vcpu); | |
5160 | else | |
5161 | max_irr = -1; | |
95ba8273 GN |
5162 | |
5163 | if (max_irr != -1) | |
5164 | max_irr >>= 4; | |
5165 | ||
5166 | tpr = kvm_lapic_get_cr8(vcpu); | |
5167 | ||
5168 | kvm_x86_ops->update_cr8_intercept(vcpu, tpr, max_irr); | |
5169 | } | |
5170 | ||
851ba692 | 5171 | static void inject_pending_event(struct kvm_vcpu *vcpu) |
95ba8273 GN |
5172 | { |
5173 | /* try to reinject previous events if any */ | |
b59bb7bd | 5174 | if (vcpu->arch.exception.pending) { |
5c1c85d0 AK |
5175 | trace_kvm_inj_exception(vcpu->arch.exception.nr, |
5176 | vcpu->arch.exception.has_error_code, | |
5177 | vcpu->arch.exception.error_code); | |
b59bb7bd GN |
5178 | kvm_x86_ops->queue_exception(vcpu, vcpu->arch.exception.nr, |
5179 | vcpu->arch.exception.has_error_code, | |
ce7ddec4 JR |
5180 | vcpu->arch.exception.error_code, |
5181 | vcpu->arch.exception.reinject); | |
b59bb7bd GN |
5182 | return; |
5183 | } | |
5184 | ||
95ba8273 GN |
5185 | if (vcpu->arch.nmi_injected) { |
5186 | kvm_x86_ops->set_nmi(vcpu); | |
5187 | return; | |
5188 | } | |
5189 | ||
5190 | if (vcpu->arch.interrupt.pending) { | |
66fd3f7f | 5191 | kvm_x86_ops->set_irq(vcpu); |
95ba8273 GN |
5192 | return; |
5193 | } | |
5194 | ||
5195 | /* try to inject new event if pending */ | |
5196 | if (vcpu->arch.nmi_pending) { | |
5197 | if (kvm_x86_ops->nmi_allowed(vcpu)) { | |
7460fb4a | 5198 | --vcpu->arch.nmi_pending; |
95ba8273 GN |
5199 | vcpu->arch.nmi_injected = true; |
5200 | kvm_x86_ops->set_nmi(vcpu); | |
5201 | } | |
5202 | } else if (kvm_cpu_has_interrupt(vcpu)) { | |
5203 | if (kvm_x86_ops->interrupt_allowed(vcpu)) { | |
66fd3f7f GN |
5204 | kvm_queue_interrupt(vcpu, kvm_cpu_get_interrupt(vcpu), |
5205 | false); | |
5206 | kvm_x86_ops->set_irq(vcpu); | |
95ba8273 GN |
5207 | } |
5208 | } | |
5209 | } | |
5210 | ||
2acf923e DC |
5211 | static void kvm_load_guest_xcr0(struct kvm_vcpu *vcpu) |
5212 | { | |
5213 | if (kvm_read_cr4_bits(vcpu, X86_CR4_OSXSAVE) && | |
5214 | !vcpu->guest_xcr0_loaded) { | |
5215 | /* kvm_set_xcr() also depends on this */ | |
5216 | xsetbv(XCR_XFEATURE_ENABLED_MASK, vcpu->arch.xcr0); | |
5217 | vcpu->guest_xcr0_loaded = 1; | |
5218 | } | |
5219 | } | |
5220 | ||
5221 | static void kvm_put_guest_xcr0(struct kvm_vcpu *vcpu) | |
5222 | { | |
5223 | if (vcpu->guest_xcr0_loaded) { | |
5224 | if (vcpu->arch.xcr0 != host_xcr0) | |
5225 | xsetbv(XCR_XFEATURE_ENABLED_MASK, host_xcr0); | |
5226 | vcpu->guest_xcr0_loaded = 0; | |
5227 | } | |
5228 | } | |
5229 | ||
7460fb4a AK |
5230 | static void process_nmi(struct kvm_vcpu *vcpu) |
5231 | { | |
5232 | unsigned limit = 2; | |
5233 | ||
5234 | /* | |
5235 | * x86 is limited to one NMI running, and one NMI pending after it. | |
5236 | * If an NMI is already in progress, limit further NMIs to just one. | |
5237 | * Otherwise, allow two (and we'll inject the first one immediately). | |
5238 | */ | |
5239 | if (kvm_x86_ops->get_nmi_mask(vcpu) || vcpu->arch.nmi_injected) | |
5240 | limit = 1; | |
5241 | ||
5242 | vcpu->arch.nmi_pending += atomic_xchg(&vcpu->arch.nmi_queued, 0); | |
5243 | vcpu->arch.nmi_pending = min(vcpu->arch.nmi_pending, limit); | |
5244 | kvm_make_request(KVM_REQ_EVENT, vcpu); | |
5245 | } | |
5246 | ||
851ba692 | 5247 | static int vcpu_enter_guest(struct kvm_vcpu *vcpu) |
b6c7a5dc HB |
5248 | { |
5249 | int r; | |
6a8b1d13 | 5250 | bool req_int_win = !irqchip_in_kernel(vcpu->kvm) && |
851ba692 | 5251 | vcpu->run->request_interrupt_window; |
d6185f20 | 5252 | bool req_immediate_exit = 0; |
b6c7a5dc | 5253 | |
3e007509 | 5254 | if (vcpu->requests) { |
a8eeb04a | 5255 | if (kvm_check_request(KVM_REQ_MMU_RELOAD, vcpu)) |
2e53d63a | 5256 | kvm_mmu_unload(vcpu); |
a8eeb04a | 5257 | if (kvm_check_request(KVM_REQ_MIGRATE_TIMER, vcpu)) |
2f599714 | 5258 | __kvm_migrate_timers(vcpu); |
34c238a1 ZA |
5259 | if (kvm_check_request(KVM_REQ_CLOCK_UPDATE, vcpu)) { |
5260 | r = kvm_guest_time_update(vcpu); | |
8cfdc000 ZA |
5261 | if (unlikely(r)) |
5262 | goto out; | |
5263 | } | |
a8eeb04a | 5264 | if (kvm_check_request(KVM_REQ_MMU_SYNC, vcpu)) |
4731d4c7 | 5265 | kvm_mmu_sync_roots(vcpu); |
a8eeb04a | 5266 | if (kvm_check_request(KVM_REQ_TLB_FLUSH, vcpu)) |
d4acf7e7 | 5267 | kvm_x86_ops->tlb_flush(vcpu); |
a8eeb04a | 5268 | if (kvm_check_request(KVM_REQ_REPORT_TPR_ACCESS, vcpu)) { |
851ba692 | 5269 | vcpu->run->exit_reason = KVM_EXIT_TPR_ACCESS; |
b93463aa AK |
5270 | r = 0; |
5271 | goto out; | |
5272 | } | |
a8eeb04a | 5273 | if (kvm_check_request(KVM_REQ_TRIPLE_FAULT, vcpu)) { |
851ba692 | 5274 | vcpu->run->exit_reason = KVM_EXIT_SHUTDOWN; |
71c4dfaf JR |
5275 | r = 0; |
5276 | goto out; | |
5277 | } | |
a8eeb04a | 5278 | if (kvm_check_request(KVM_REQ_DEACTIVATE_FPU, vcpu)) { |
02daab21 AK |
5279 | vcpu->fpu_active = 0; |
5280 | kvm_x86_ops->fpu_deactivate(vcpu); | |
5281 | } | |
af585b92 GN |
5282 | if (kvm_check_request(KVM_REQ_APF_HALT, vcpu)) { |
5283 | /* Page is swapped out. Do synthetic halt */ | |
5284 | vcpu->arch.apf.halted = true; | |
5285 | r = 1; | |
5286 | goto out; | |
5287 | } | |
c9aaa895 GC |
5288 | if (kvm_check_request(KVM_REQ_STEAL_UPDATE, vcpu)) |
5289 | record_steal_time(vcpu); | |
7460fb4a AK |
5290 | if (kvm_check_request(KVM_REQ_NMI, vcpu)) |
5291 | process_nmi(vcpu); | |
d6185f20 NHE |
5292 | req_immediate_exit = |
5293 | kvm_check_request(KVM_REQ_IMMEDIATE_EXIT, vcpu); | |
f5132b01 GN |
5294 | if (kvm_check_request(KVM_REQ_PMU, vcpu)) |
5295 | kvm_handle_pmu_event(vcpu); | |
5296 | if (kvm_check_request(KVM_REQ_PMI, vcpu)) | |
5297 | kvm_deliver_pmi(vcpu); | |
2f52d58c | 5298 | } |
b93463aa | 5299 | |
b463a6f7 AK |
5300 | if (kvm_check_request(KVM_REQ_EVENT, vcpu) || req_int_win) { |
5301 | inject_pending_event(vcpu); | |
5302 | ||
5303 | /* enable NMI/IRQ window open exits if needed */ | |
7460fb4a | 5304 | if (vcpu->arch.nmi_pending) |
b463a6f7 AK |
5305 | kvm_x86_ops->enable_nmi_window(vcpu); |
5306 | else if (kvm_cpu_has_interrupt(vcpu) || req_int_win) | |
5307 | kvm_x86_ops->enable_irq_window(vcpu); | |
5308 | ||
5309 | if (kvm_lapic_enabled(vcpu)) { | |
5310 | update_cr8_intercept(vcpu); | |
5311 | kvm_lapic_sync_to_vapic(vcpu); | |
5312 | } | |
5313 | } | |
5314 | ||
d8368af8 AK |
5315 | r = kvm_mmu_reload(vcpu); |
5316 | if (unlikely(r)) { | |
d905c069 | 5317 | goto cancel_injection; |
d8368af8 AK |
5318 | } |
5319 | ||
b6c7a5dc HB |
5320 | preempt_disable(); |
5321 | ||
5322 | kvm_x86_ops->prepare_guest_switch(vcpu); | |
2608d7a1 AK |
5323 | if (vcpu->fpu_active) |
5324 | kvm_load_guest_fpu(vcpu); | |
2acf923e | 5325 | kvm_load_guest_xcr0(vcpu); |
b6c7a5dc | 5326 | |
6b7e2d09 XG |
5327 | vcpu->mode = IN_GUEST_MODE; |
5328 | ||
5329 | /* We should set ->mode before check ->requests, | |
5330 | * see the comment in make_all_cpus_request. | |
5331 | */ | |
5332 | smp_mb(); | |
b6c7a5dc | 5333 | |
d94e1dc9 | 5334 | local_irq_disable(); |
32f88400 | 5335 | |
6b7e2d09 | 5336 | if (vcpu->mode == EXITING_GUEST_MODE || vcpu->requests |
d94e1dc9 | 5337 | || need_resched() || signal_pending(current)) { |
6b7e2d09 | 5338 | vcpu->mode = OUTSIDE_GUEST_MODE; |
d94e1dc9 | 5339 | smp_wmb(); |
6c142801 AK |
5340 | local_irq_enable(); |
5341 | preempt_enable(); | |
5342 | r = 1; | |
d905c069 | 5343 | goto cancel_injection; |
6c142801 AK |
5344 | } |
5345 | ||
f656ce01 | 5346 | srcu_read_unlock(&vcpu->kvm->srcu, vcpu->srcu_idx); |
3200f405 | 5347 | |
d6185f20 NHE |
5348 | if (req_immediate_exit) |
5349 | smp_send_reschedule(vcpu->cpu); | |
5350 | ||
b6c7a5dc HB |
5351 | kvm_guest_enter(); |
5352 | ||
42dbaa5a | 5353 | if (unlikely(vcpu->arch.switch_db_regs)) { |
42dbaa5a JK |
5354 | set_debugreg(0, 7); |
5355 | set_debugreg(vcpu->arch.eff_db[0], 0); | |
5356 | set_debugreg(vcpu->arch.eff_db[1], 1); | |
5357 | set_debugreg(vcpu->arch.eff_db[2], 2); | |
5358 | set_debugreg(vcpu->arch.eff_db[3], 3); | |
5359 | } | |
b6c7a5dc | 5360 | |
229456fc | 5361 | trace_kvm_entry(vcpu->vcpu_id); |
851ba692 | 5362 | kvm_x86_ops->run(vcpu); |
b6c7a5dc | 5363 | |
24f1e32c FW |
5364 | /* |
5365 | * If the guest has used debug registers, at least dr7 | |
5366 | * will be disabled while returning to the host. | |
5367 | * If we don't have active breakpoints in the host, we don't | |
5368 | * care about the messed up debug address registers. But if | |
5369 | * we have some of them active, restore the old state. | |
5370 | */ | |
59d8eb53 | 5371 | if (hw_breakpoint_active()) |
24f1e32c | 5372 | hw_breakpoint_restore(); |
42dbaa5a | 5373 | |
d5c1785d | 5374 | vcpu->arch.last_guest_tsc = kvm_x86_ops->read_l1_tsc(vcpu); |
1d5f066e | 5375 | |
6b7e2d09 | 5376 | vcpu->mode = OUTSIDE_GUEST_MODE; |
d94e1dc9 | 5377 | smp_wmb(); |
b6c7a5dc HB |
5378 | local_irq_enable(); |
5379 | ||
5380 | ++vcpu->stat.exits; | |
5381 | ||
5382 | /* | |
5383 | * We must have an instruction between local_irq_enable() and | |
5384 | * kvm_guest_exit(), so the timer interrupt isn't delayed by | |
5385 | * the interrupt shadow. The stat.exits increment will do nicely. | |
5386 | * But we need to prevent reordering, hence this barrier(): | |
5387 | */ | |
5388 | barrier(); | |
5389 | ||
5390 | kvm_guest_exit(); | |
5391 | ||
5392 | preempt_enable(); | |
5393 | ||
f656ce01 | 5394 | vcpu->srcu_idx = srcu_read_lock(&vcpu->kvm->srcu); |
3200f405 | 5395 | |
b6c7a5dc HB |
5396 | /* |
5397 | * Profile KVM exit RIPs: | |
5398 | */ | |
5399 | if (unlikely(prof_on == KVM_PROFILING)) { | |
5fdbf976 MT |
5400 | unsigned long rip = kvm_rip_read(vcpu); |
5401 | profile_hit(KVM_PROFILING, (void *)rip); | |
b6c7a5dc HB |
5402 | } |
5403 | ||
cc578287 ZA |
5404 | if (unlikely(vcpu->arch.tsc_always_catchup)) |
5405 | kvm_make_request(KVM_REQ_CLOCK_UPDATE, vcpu); | |
298101da | 5406 | |
5cfb1d5a MT |
5407 | if (vcpu->arch.apic_attention) |
5408 | kvm_lapic_sync_from_vapic(vcpu); | |
b93463aa | 5409 | |
851ba692 | 5410 | r = kvm_x86_ops->handle_exit(vcpu); |
d905c069 MT |
5411 | return r; |
5412 | ||
5413 | cancel_injection: | |
5414 | kvm_x86_ops->cancel_injection(vcpu); | |
ae7a2a3f MT |
5415 | if (unlikely(vcpu->arch.apic_attention)) |
5416 | kvm_lapic_sync_from_vapic(vcpu); | |
d7690175 MT |
5417 | out: |
5418 | return r; | |
5419 | } | |
b6c7a5dc | 5420 | |
09cec754 | 5421 | |
851ba692 | 5422 | static int __vcpu_run(struct kvm_vcpu *vcpu) |
d7690175 MT |
5423 | { |
5424 | int r; | |
f656ce01 | 5425 | struct kvm *kvm = vcpu->kvm; |
d7690175 MT |
5426 | |
5427 | if (unlikely(vcpu->arch.mp_state == KVM_MP_STATE_SIPI_RECEIVED)) { | |
1b10bf31 JK |
5428 | pr_debug("vcpu %d received sipi with vector # %x\n", |
5429 | vcpu->vcpu_id, vcpu->arch.sipi_vector); | |
d7690175 | 5430 | kvm_lapic_reset(vcpu); |
8b6e4547 | 5431 | r = kvm_vcpu_reset(vcpu); |
d7690175 MT |
5432 | if (r) |
5433 | return r; | |
5434 | vcpu->arch.mp_state = KVM_MP_STATE_RUNNABLE; | |
b6c7a5dc HB |
5435 | } |
5436 | ||
f656ce01 | 5437 | vcpu->srcu_idx = srcu_read_lock(&kvm->srcu); |
4484141a XG |
5438 | r = vapic_enter(vcpu); |
5439 | if (r) { | |
5440 | srcu_read_unlock(&kvm->srcu, vcpu->srcu_idx); | |
5441 | return r; | |
5442 | } | |
d7690175 MT |
5443 | |
5444 | r = 1; | |
5445 | while (r > 0) { | |
af585b92 GN |
5446 | if (vcpu->arch.mp_state == KVM_MP_STATE_RUNNABLE && |
5447 | !vcpu->arch.apf.halted) | |
851ba692 | 5448 | r = vcpu_enter_guest(vcpu); |
d7690175 | 5449 | else { |
f656ce01 | 5450 | srcu_read_unlock(&kvm->srcu, vcpu->srcu_idx); |
d7690175 | 5451 | kvm_vcpu_block(vcpu); |
f656ce01 | 5452 | vcpu->srcu_idx = srcu_read_lock(&kvm->srcu); |
a8eeb04a | 5453 | if (kvm_check_request(KVM_REQ_UNHALT, vcpu)) |
09cec754 GN |
5454 | { |
5455 | switch(vcpu->arch.mp_state) { | |
5456 | case KVM_MP_STATE_HALTED: | |
d7690175 | 5457 | vcpu->arch.mp_state = |
09cec754 GN |
5458 | KVM_MP_STATE_RUNNABLE; |
5459 | case KVM_MP_STATE_RUNNABLE: | |
af585b92 | 5460 | vcpu->arch.apf.halted = false; |
09cec754 GN |
5461 | break; |
5462 | case KVM_MP_STATE_SIPI_RECEIVED: | |
5463 | default: | |
5464 | r = -EINTR; | |
5465 | break; | |
5466 | } | |
5467 | } | |
d7690175 MT |
5468 | } |
5469 | ||
09cec754 GN |
5470 | if (r <= 0) |
5471 | break; | |
5472 | ||
5473 | clear_bit(KVM_REQ_PENDING_TIMER, &vcpu->requests); | |
5474 | if (kvm_cpu_has_pending_timer(vcpu)) | |
5475 | kvm_inject_pending_timer_irqs(vcpu); | |
5476 | ||
851ba692 | 5477 | if (dm_request_for_irq_injection(vcpu)) { |
09cec754 | 5478 | r = -EINTR; |
851ba692 | 5479 | vcpu->run->exit_reason = KVM_EXIT_INTR; |
09cec754 GN |
5480 | ++vcpu->stat.request_irq_exits; |
5481 | } | |
af585b92 GN |
5482 | |
5483 | kvm_check_async_pf_completion(vcpu); | |
5484 | ||
09cec754 GN |
5485 | if (signal_pending(current)) { |
5486 | r = -EINTR; | |
851ba692 | 5487 | vcpu->run->exit_reason = KVM_EXIT_INTR; |
09cec754 GN |
5488 | ++vcpu->stat.signal_exits; |
5489 | } | |
5490 | if (need_resched()) { | |
f656ce01 | 5491 | srcu_read_unlock(&kvm->srcu, vcpu->srcu_idx); |
09cec754 | 5492 | kvm_resched(vcpu); |
f656ce01 | 5493 | vcpu->srcu_idx = srcu_read_lock(&kvm->srcu); |
d7690175 | 5494 | } |
b6c7a5dc HB |
5495 | } |
5496 | ||
f656ce01 | 5497 | srcu_read_unlock(&kvm->srcu, vcpu->srcu_idx); |
b6c7a5dc | 5498 | |
b93463aa AK |
5499 | vapic_exit(vcpu); |
5500 | ||
b6c7a5dc HB |
5501 | return r; |
5502 | } | |
5503 | ||
716d51ab GN |
5504 | static inline int complete_emulated_io(struct kvm_vcpu *vcpu) |
5505 | { | |
5506 | int r; | |
5507 | vcpu->srcu_idx = srcu_read_lock(&vcpu->kvm->srcu); | |
5508 | r = emulate_instruction(vcpu, EMULTYPE_NO_DECODE); | |
5509 | srcu_read_unlock(&vcpu->kvm->srcu, vcpu->srcu_idx); | |
5510 | if (r != EMULATE_DONE) | |
5511 | return 0; | |
5512 | return 1; | |
5513 | } | |
5514 | ||
5515 | static int complete_emulated_pio(struct kvm_vcpu *vcpu) | |
5516 | { | |
5517 | BUG_ON(!vcpu->arch.pio.count); | |
5518 | ||
5519 | return complete_emulated_io(vcpu); | |
5520 | } | |
5521 | ||
f78146b0 AK |
5522 | /* |
5523 | * Implements the following, as a state machine: | |
5524 | * | |
5525 | * read: | |
5526 | * for each fragment | |
5527 | * write gpa, len | |
5528 | * exit | |
5529 | * copy data | |
5530 | * execute insn | |
5531 | * | |
5532 | * write: | |
5533 | * for each fragment | |
5534 | * write gpa, len | |
5535 | * copy data | |
5536 | * exit | |
5537 | */ | |
716d51ab | 5538 | static int complete_emulated_mmio(struct kvm_vcpu *vcpu) |
5287f194 AK |
5539 | { |
5540 | struct kvm_run *run = vcpu->run; | |
f78146b0 | 5541 | struct kvm_mmio_fragment *frag; |
5287f194 | 5542 | |
716d51ab | 5543 | BUG_ON(!vcpu->mmio_needed); |
5287f194 | 5544 | |
716d51ab GN |
5545 | /* Complete previous fragment */ |
5546 | frag = &vcpu->mmio_fragments[vcpu->mmio_cur_fragment++]; | |
5547 | if (!vcpu->mmio_is_write) | |
5548 | memcpy(frag->data, run->mmio.data, frag->len); | |
5549 | if (vcpu->mmio_cur_fragment == vcpu->mmio_nr_fragments) { | |
5550 | vcpu->mmio_needed = 0; | |
cef4dea0 | 5551 | if (vcpu->mmio_is_write) |
716d51ab GN |
5552 | return 1; |
5553 | vcpu->mmio_read_completed = 1; | |
5554 | return complete_emulated_io(vcpu); | |
5555 | } | |
5556 | /* Initiate next fragment */ | |
5557 | ++frag; | |
5558 | run->exit_reason = KVM_EXIT_MMIO; | |
5559 | run->mmio.phys_addr = frag->gpa; | |
5560 | if (vcpu->mmio_is_write) | |
5561 | memcpy(run->mmio.data, frag->data, frag->len); | |
5562 | run->mmio.len = frag->len; | |
5563 | run->mmio.is_write = vcpu->mmio_is_write; | |
5564 | vcpu->arch.complete_userspace_io = complete_emulated_mmio; | |
5565 | return 0; | |
5287f194 AK |
5566 | } |
5567 | ||
716d51ab | 5568 | |
b6c7a5dc HB |
5569 | int kvm_arch_vcpu_ioctl_run(struct kvm_vcpu *vcpu, struct kvm_run *kvm_run) |
5570 | { | |
5571 | int r; | |
5572 | sigset_t sigsaved; | |
5573 | ||
e5c30142 AK |
5574 | if (!tsk_used_math(current) && init_fpu(current)) |
5575 | return -ENOMEM; | |
5576 | ||
ac9f6dc0 AK |
5577 | if (vcpu->sigset_active) |
5578 | sigprocmask(SIG_SETMASK, &vcpu->sigset, &sigsaved); | |
5579 | ||
a4535290 | 5580 | if (unlikely(vcpu->arch.mp_state == KVM_MP_STATE_UNINITIALIZED)) { |
b6c7a5dc | 5581 | kvm_vcpu_block(vcpu); |
d7690175 | 5582 | clear_bit(KVM_REQ_UNHALT, &vcpu->requests); |
ac9f6dc0 AK |
5583 | r = -EAGAIN; |
5584 | goto out; | |
b6c7a5dc HB |
5585 | } |
5586 | ||
b6c7a5dc | 5587 | /* re-sync apic's tpr */ |
eea1cff9 AP |
5588 | if (!irqchip_in_kernel(vcpu->kvm)) { |
5589 | if (kvm_set_cr8(vcpu, kvm_run->cr8) != 0) { | |
5590 | r = -EINVAL; | |
5591 | goto out; | |
5592 | } | |
5593 | } | |
b6c7a5dc | 5594 | |
716d51ab GN |
5595 | if (unlikely(vcpu->arch.complete_userspace_io)) { |
5596 | int (*cui)(struct kvm_vcpu *) = vcpu->arch.complete_userspace_io; | |
5597 | vcpu->arch.complete_userspace_io = NULL; | |
5598 | r = cui(vcpu); | |
5599 | if (r <= 0) | |
5600 | goto out; | |
5601 | } else | |
5602 | WARN_ON(vcpu->arch.pio.count || vcpu->mmio_needed); | |
5287f194 | 5603 | |
851ba692 | 5604 | r = __vcpu_run(vcpu); |
b6c7a5dc HB |
5605 | |
5606 | out: | |
f1d86e46 | 5607 | post_kvm_run_save(vcpu); |
b6c7a5dc HB |
5608 | if (vcpu->sigset_active) |
5609 | sigprocmask(SIG_SETMASK, &sigsaved, NULL); | |
5610 | ||
b6c7a5dc HB |
5611 | return r; |
5612 | } | |
5613 | ||
5614 | int kvm_arch_vcpu_ioctl_get_regs(struct kvm_vcpu *vcpu, struct kvm_regs *regs) | |
5615 | { | |
7ae441ea GN |
5616 | if (vcpu->arch.emulate_regs_need_sync_to_vcpu) { |
5617 | /* | |
5618 | * We are here if userspace calls get_regs() in the middle of | |
5619 | * instruction emulation. Registers state needs to be copied | |
4a969980 | 5620 | * back from emulation context to vcpu. Userspace shouldn't do |
7ae441ea GN |
5621 | * that usually, but some bad designed PV devices (vmware |
5622 | * backdoor interface) need this to work | |
5623 | */ | |
dd856efa | 5624 | emulator_writeback_register_cache(&vcpu->arch.emulate_ctxt); |
7ae441ea GN |
5625 | vcpu->arch.emulate_regs_need_sync_to_vcpu = false; |
5626 | } | |
5fdbf976 MT |
5627 | regs->rax = kvm_register_read(vcpu, VCPU_REGS_RAX); |
5628 | regs->rbx = kvm_register_read(vcpu, VCPU_REGS_RBX); | |
5629 | regs->rcx = kvm_register_read(vcpu, VCPU_REGS_RCX); | |
5630 | regs->rdx = kvm_register_read(vcpu, VCPU_REGS_RDX); | |
5631 | regs->rsi = kvm_register_read(vcpu, VCPU_REGS_RSI); | |
5632 | regs->rdi = kvm_register_read(vcpu, VCPU_REGS_RDI); | |
5633 | regs->rsp = kvm_register_read(vcpu, VCPU_REGS_RSP); | |
5634 | regs->rbp = kvm_register_read(vcpu, VCPU_REGS_RBP); | |
b6c7a5dc | 5635 | #ifdef CONFIG_X86_64 |
5fdbf976 MT |
5636 | regs->r8 = kvm_register_read(vcpu, VCPU_REGS_R8); |
5637 | regs->r9 = kvm_register_read(vcpu, VCPU_REGS_R9); | |
5638 | regs->r10 = kvm_register_read(vcpu, VCPU_REGS_R10); | |
5639 | regs->r11 = kvm_register_read(vcpu, VCPU_REGS_R11); | |
5640 | regs->r12 = kvm_register_read(vcpu, VCPU_REGS_R12); | |
5641 | regs->r13 = kvm_register_read(vcpu, VCPU_REGS_R13); | |
5642 | regs->r14 = kvm_register_read(vcpu, VCPU_REGS_R14); | |
5643 | regs->r15 = kvm_register_read(vcpu, VCPU_REGS_R15); | |
b6c7a5dc HB |
5644 | #endif |
5645 | ||
5fdbf976 | 5646 | regs->rip = kvm_rip_read(vcpu); |
91586a3b | 5647 | regs->rflags = kvm_get_rflags(vcpu); |
b6c7a5dc | 5648 | |
b6c7a5dc HB |
5649 | return 0; |
5650 | } | |
5651 | ||
5652 | int kvm_arch_vcpu_ioctl_set_regs(struct kvm_vcpu *vcpu, struct kvm_regs *regs) | |
5653 | { | |
7ae441ea GN |
5654 | vcpu->arch.emulate_regs_need_sync_from_vcpu = true; |
5655 | vcpu->arch.emulate_regs_need_sync_to_vcpu = false; | |
5656 | ||
5fdbf976 MT |
5657 | kvm_register_write(vcpu, VCPU_REGS_RAX, regs->rax); |
5658 | kvm_register_write(vcpu, VCPU_REGS_RBX, regs->rbx); | |
5659 | kvm_register_write(vcpu, VCPU_REGS_RCX, regs->rcx); | |
5660 | kvm_register_write(vcpu, VCPU_REGS_RDX, regs->rdx); | |
5661 | kvm_register_write(vcpu, VCPU_REGS_RSI, regs->rsi); | |
5662 | kvm_register_write(vcpu, VCPU_REGS_RDI, regs->rdi); | |
5663 | kvm_register_write(vcpu, VCPU_REGS_RSP, regs->rsp); | |
5664 | kvm_register_write(vcpu, VCPU_REGS_RBP, regs->rbp); | |
b6c7a5dc | 5665 | #ifdef CONFIG_X86_64 |
5fdbf976 MT |
5666 | kvm_register_write(vcpu, VCPU_REGS_R8, regs->r8); |
5667 | kvm_register_write(vcpu, VCPU_REGS_R9, regs->r9); | |
5668 | kvm_register_write(vcpu, VCPU_REGS_R10, regs->r10); | |
5669 | kvm_register_write(vcpu, VCPU_REGS_R11, regs->r11); | |
5670 | kvm_register_write(vcpu, VCPU_REGS_R12, regs->r12); | |
5671 | kvm_register_write(vcpu, VCPU_REGS_R13, regs->r13); | |
5672 | kvm_register_write(vcpu, VCPU_REGS_R14, regs->r14); | |
5673 | kvm_register_write(vcpu, VCPU_REGS_R15, regs->r15); | |
b6c7a5dc HB |
5674 | #endif |
5675 | ||
5fdbf976 | 5676 | kvm_rip_write(vcpu, regs->rip); |
91586a3b | 5677 | kvm_set_rflags(vcpu, regs->rflags); |
b6c7a5dc | 5678 | |
b4f14abd JK |
5679 | vcpu->arch.exception.pending = false; |
5680 | ||
3842d135 AK |
5681 | kvm_make_request(KVM_REQ_EVENT, vcpu); |
5682 | ||
b6c7a5dc HB |
5683 | return 0; |
5684 | } | |
5685 | ||
b6c7a5dc HB |
5686 | void kvm_get_cs_db_l_bits(struct kvm_vcpu *vcpu, int *db, int *l) |
5687 | { | |
5688 | struct kvm_segment cs; | |
5689 | ||
3e6e0aab | 5690 | kvm_get_segment(vcpu, &cs, VCPU_SREG_CS); |
b6c7a5dc HB |
5691 | *db = cs.db; |
5692 | *l = cs.l; | |
5693 | } | |
5694 | EXPORT_SYMBOL_GPL(kvm_get_cs_db_l_bits); | |
5695 | ||
5696 | int kvm_arch_vcpu_ioctl_get_sregs(struct kvm_vcpu *vcpu, | |
5697 | struct kvm_sregs *sregs) | |
5698 | { | |
89a27f4d | 5699 | struct desc_ptr dt; |
b6c7a5dc | 5700 | |
3e6e0aab GT |
5701 | kvm_get_segment(vcpu, &sregs->cs, VCPU_SREG_CS); |
5702 | kvm_get_segment(vcpu, &sregs->ds, VCPU_SREG_DS); | |
5703 | kvm_get_segment(vcpu, &sregs->es, VCPU_SREG_ES); | |
5704 | kvm_get_segment(vcpu, &sregs->fs, VCPU_SREG_FS); | |
5705 | kvm_get_segment(vcpu, &sregs->gs, VCPU_SREG_GS); | |
5706 | kvm_get_segment(vcpu, &sregs->ss, VCPU_SREG_SS); | |
b6c7a5dc | 5707 | |
3e6e0aab GT |
5708 | kvm_get_segment(vcpu, &sregs->tr, VCPU_SREG_TR); |
5709 | kvm_get_segment(vcpu, &sregs->ldt, VCPU_SREG_LDTR); | |
b6c7a5dc HB |
5710 | |
5711 | kvm_x86_ops->get_idt(vcpu, &dt); | |
89a27f4d GN |
5712 | sregs->idt.limit = dt.size; |
5713 | sregs->idt.base = dt.address; | |
b6c7a5dc | 5714 | kvm_x86_ops->get_gdt(vcpu, &dt); |
89a27f4d GN |
5715 | sregs->gdt.limit = dt.size; |
5716 | sregs->gdt.base = dt.address; | |
b6c7a5dc | 5717 | |
4d4ec087 | 5718 | sregs->cr0 = kvm_read_cr0(vcpu); |
ad312c7c | 5719 | sregs->cr2 = vcpu->arch.cr2; |
9f8fe504 | 5720 | sregs->cr3 = kvm_read_cr3(vcpu); |
fc78f519 | 5721 | sregs->cr4 = kvm_read_cr4(vcpu); |
2d3ad1f4 | 5722 | sregs->cr8 = kvm_get_cr8(vcpu); |
f6801dff | 5723 | sregs->efer = vcpu->arch.efer; |
b6c7a5dc HB |
5724 | sregs->apic_base = kvm_get_apic_base(vcpu); |
5725 | ||
923c61bb | 5726 | memset(sregs->interrupt_bitmap, 0, sizeof sregs->interrupt_bitmap); |
b6c7a5dc | 5727 | |
36752c9b | 5728 | if (vcpu->arch.interrupt.pending && !vcpu->arch.interrupt.soft) |
14d0bc1f GN |
5729 | set_bit(vcpu->arch.interrupt.nr, |
5730 | (unsigned long *)sregs->interrupt_bitmap); | |
16d7a191 | 5731 | |
b6c7a5dc HB |
5732 | return 0; |
5733 | } | |
5734 | ||
62d9f0db MT |
5735 | int kvm_arch_vcpu_ioctl_get_mpstate(struct kvm_vcpu *vcpu, |
5736 | struct kvm_mp_state *mp_state) | |
5737 | { | |
62d9f0db | 5738 | mp_state->mp_state = vcpu->arch.mp_state; |
62d9f0db MT |
5739 | return 0; |
5740 | } | |
5741 | ||
5742 | int kvm_arch_vcpu_ioctl_set_mpstate(struct kvm_vcpu *vcpu, | |
5743 | struct kvm_mp_state *mp_state) | |
5744 | { | |
62d9f0db | 5745 | vcpu->arch.mp_state = mp_state->mp_state; |
3842d135 | 5746 | kvm_make_request(KVM_REQ_EVENT, vcpu); |
62d9f0db MT |
5747 | return 0; |
5748 | } | |
5749 | ||
7f3d35fd KW |
5750 | int kvm_task_switch(struct kvm_vcpu *vcpu, u16 tss_selector, int idt_index, |
5751 | int reason, bool has_error_code, u32 error_code) | |
b6c7a5dc | 5752 | { |
9d74191a | 5753 | struct x86_emulate_ctxt *ctxt = &vcpu->arch.emulate_ctxt; |
8ec4722d | 5754 | int ret; |
e01c2426 | 5755 | |
8ec4722d | 5756 | init_emulate_ctxt(vcpu); |
c697518a | 5757 | |
7f3d35fd | 5758 | ret = emulator_task_switch(ctxt, tss_selector, idt_index, reason, |
9d74191a | 5759 | has_error_code, error_code); |
c697518a | 5760 | |
c697518a | 5761 | if (ret) |
19d04437 | 5762 | return EMULATE_FAIL; |
37817f29 | 5763 | |
9d74191a TY |
5764 | kvm_rip_write(vcpu, ctxt->eip); |
5765 | kvm_set_rflags(vcpu, ctxt->eflags); | |
3842d135 | 5766 | kvm_make_request(KVM_REQ_EVENT, vcpu); |
19d04437 | 5767 | return EMULATE_DONE; |
37817f29 IE |
5768 | } |
5769 | EXPORT_SYMBOL_GPL(kvm_task_switch); | |
5770 | ||
b6c7a5dc HB |
5771 | int kvm_arch_vcpu_ioctl_set_sregs(struct kvm_vcpu *vcpu, |
5772 | struct kvm_sregs *sregs) | |
5773 | { | |
5774 | int mmu_reset_needed = 0; | |
63f42e02 | 5775 | int pending_vec, max_bits, idx; |
89a27f4d | 5776 | struct desc_ptr dt; |
b6c7a5dc | 5777 | |
89a27f4d GN |
5778 | dt.size = sregs->idt.limit; |
5779 | dt.address = sregs->idt.base; | |
b6c7a5dc | 5780 | kvm_x86_ops->set_idt(vcpu, &dt); |
89a27f4d GN |
5781 | dt.size = sregs->gdt.limit; |
5782 | dt.address = sregs->gdt.base; | |
b6c7a5dc HB |
5783 | kvm_x86_ops->set_gdt(vcpu, &dt); |
5784 | ||
ad312c7c | 5785 | vcpu->arch.cr2 = sregs->cr2; |
9f8fe504 | 5786 | mmu_reset_needed |= kvm_read_cr3(vcpu) != sregs->cr3; |
dc7e795e | 5787 | vcpu->arch.cr3 = sregs->cr3; |
aff48baa | 5788 | __set_bit(VCPU_EXREG_CR3, (ulong *)&vcpu->arch.regs_avail); |
b6c7a5dc | 5789 | |
2d3ad1f4 | 5790 | kvm_set_cr8(vcpu, sregs->cr8); |
b6c7a5dc | 5791 | |
f6801dff | 5792 | mmu_reset_needed |= vcpu->arch.efer != sregs->efer; |
b6c7a5dc | 5793 | kvm_x86_ops->set_efer(vcpu, sregs->efer); |
b6c7a5dc HB |
5794 | kvm_set_apic_base(vcpu, sregs->apic_base); |
5795 | ||
4d4ec087 | 5796 | mmu_reset_needed |= kvm_read_cr0(vcpu) != sregs->cr0; |
b6c7a5dc | 5797 | kvm_x86_ops->set_cr0(vcpu, sregs->cr0); |
d7306163 | 5798 | vcpu->arch.cr0 = sregs->cr0; |
b6c7a5dc | 5799 | |
fc78f519 | 5800 | mmu_reset_needed |= kvm_read_cr4(vcpu) != sregs->cr4; |
b6c7a5dc | 5801 | kvm_x86_ops->set_cr4(vcpu, sregs->cr4); |
3ea3aa8c | 5802 | if (sregs->cr4 & X86_CR4_OSXSAVE) |
00b27a3e | 5803 | kvm_update_cpuid(vcpu); |
63f42e02 XG |
5804 | |
5805 | idx = srcu_read_lock(&vcpu->kvm->srcu); | |
7c93be44 | 5806 | if (!is_long_mode(vcpu) && is_pae(vcpu)) { |
9f8fe504 | 5807 | load_pdptrs(vcpu, vcpu->arch.walk_mmu, kvm_read_cr3(vcpu)); |
7c93be44 MT |
5808 | mmu_reset_needed = 1; |
5809 | } | |
63f42e02 | 5810 | srcu_read_unlock(&vcpu->kvm->srcu, idx); |
b6c7a5dc HB |
5811 | |
5812 | if (mmu_reset_needed) | |
5813 | kvm_mmu_reset_context(vcpu); | |
5814 | ||
a50abc3b | 5815 | max_bits = KVM_NR_INTERRUPTS; |
923c61bb GN |
5816 | pending_vec = find_first_bit( |
5817 | (const unsigned long *)sregs->interrupt_bitmap, max_bits); | |
5818 | if (pending_vec < max_bits) { | |
66fd3f7f | 5819 | kvm_queue_interrupt(vcpu, pending_vec, false); |
923c61bb | 5820 | pr_debug("Set back pending irq %d\n", pending_vec); |
b6c7a5dc HB |
5821 | } |
5822 | ||
3e6e0aab GT |
5823 | kvm_set_segment(vcpu, &sregs->cs, VCPU_SREG_CS); |
5824 | kvm_set_segment(vcpu, &sregs->ds, VCPU_SREG_DS); | |
5825 | kvm_set_segment(vcpu, &sregs->es, VCPU_SREG_ES); | |
5826 | kvm_set_segment(vcpu, &sregs->fs, VCPU_SREG_FS); | |
5827 | kvm_set_segment(vcpu, &sregs->gs, VCPU_SREG_GS); | |
5828 | kvm_set_segment(vcpu, &sregs->ss, VCPU_SREG_SS); | |
b6c7a5dc | 5829 | |
3e6e0aab GT |
5830 | kvm_set_segment(vcpu, &sregs->tr, VCPU_SREG_TR); |
5831 | kvm_set_segment(vcpu, &sregs->ldt, VCPU_SREG_LDTR); | |
b6c7a5dc | 5832 | |
5f0269f5 ME |
5833 | update_cr8_intercept(vcpu); |
5834 | ||
9c3e4aab | 5835 | /* Older userspace won't unhalt the vcpu on reset. */ |
c5af89b6 | 5836 | if (kvm_vcpu_is_bsp(vcpu) && kvm_rip_read(vcpu) == 0xfff0 && |
9c3e4aab | 5837 | sregs->cs.selector == 0xf000 && sregs->cs.base == 0xffff0000 && |
3eeb3288 | 5838 | !is_protmode(vcpu)) |
9c3e4aab MT |
5839 | vcpu->arch.mp_state = KVM_MP_STATE_RUNNABLE; |
5840 | ||
3842d135 AK |
5841 | kvm_make_request(KVM_REQ_EVENT, vcpu); |
5842 | ||
b6c7a5dc HB |
5843 | return 0; |
5844 | } | |
5845 | ||
d0bfb940 JK |
5846 | int kvm_arch_vcpu_ioctl_set_guest_debug(struct kvm_vcpu *vcpu, |
5847 | struct kvm_guest_debug *dbg) | |
b6c7a5dc | 5848 | { |
355be0b9 | 5849 | unsigned long rflags; |
ae675ef0 | 5850 | int i, r; |
b6c7a5dc | 5851 | |
4f926bf2 JK |
5852 | if (dbg->control & (KVM_GUESTDBG_INJECT_DB | KVM_GUESTDBG_INJECT_BP)) { |
5853 | r = -EBUSY; | |
5854 | if (vcpu->arch.exception.pending) | |
2122ff5e | 5855 | goto out; |
4f926bf2 JK |
5856 | if (dbg->control & KVM_GUESTDBG_INJECT_DB) |
5857 | kvm_queue_exception(vcpu, DB_VECTOR); | |
5858 | else | |
5859 | kvm_queue_exception(vcpu, BP_VECTOR); | |
5860 | } | |
5861 | ||
91586a3b JK |
5862 | /* |
5863 | * Read rflags as long as potentially injected trace flags are still | |
5864 | * filtered out. | |
5865 | */ | |
5866 | rflags = kvm_get_rflags(vcpu); | |
355be0b9 JK |
5867 | |
5868 | vcpu->guest_debug = dbg->control; | |
5869 | if (!(vcpu->guest_debug & KVM_GUESTDBG_ENABLE)) | |
5870 | vcpu->guest_debug = 0; | |
5871 | ||
5872 | if (vcpu->guest_debug & KVM_GUESTDBG_USE_HW_BP) { | |
ae675ef0 JK |
5873 | for (i = 0; i < KVM_NR_DB_REGS; ++i) |
5874 | vcpu->arch.eff_db[i] = dbg->arch.debugreg[i]; | |
c8639010 | 5875 | vcpu->arch.guest_debug_dr7 = dbg->arch.debugreg[7]; |
ae675ef0 JK |
5876 | } else { |
5877 | for (i = 0; i < KVM_NR_DB_REGS; i++) | |
5878 | vcpu->arch.eff_db[i] = vcpu->arch.db[i]; | |
ae675ef0 | 5879 | } |
c8639010 | 5880 | kvm_update_dr7(vcpu); |
ae675ef0 | 5881 | |
f92653ee JK |
5882 | if (vcpu->guest_debug & KVM_GUESTDBG_SINGLESTEP) |
5883 | vcpu->arch.singlestep_rip = kvm_rip_read(vcpu) + | |
5884 | get_segment_base(vcpu, VCPU_SREG_CS); | |
94fe45da | 5885 | |
91586a3b JK |
5886 | /* |
5887 | * Trigger an rflags update that will inject or remove the trace | |
5888 | * flags. | |
5889 | */ | |
5890 | kvm_set_rflags(vcpu, rflags); | |
b6c7a5dc | 5891 | |
c8639010 | 5892 | kvm_x86_ops->update_db_bp_intercept(vcpu); |
b6c7a5dc | 5893 | |
4f926bf2 | 5894 | r = 0; |
d0bfb940 | 5895 | |
2122ff5e | 5896 | out: |
b6c7a5dc HB |
5897 | |
5898 | return r; | |
5899 | } | |
5900 | ||
8b006791 ZX |
5901 | /* |
5902 | * Translate a guest virtual address to a guest physical address. | |
5903 | */ | |
5904 | int kvm_arch_vcpu_ioctl_translate(struct kvm_vcpu *vcpu, | |
5905 | struct kvm_translation *tr) | |
5906 | { | |
5907 | unsigned long vaddr = tr->linear_address; | |
5908 | gpa_t gpa; | |
f656ce01 | 5909 | int idx; |
8b006791 | 5910 | |
f656ce01 | 5911 | idx = srcu_read_lock(&vcpu->kvm->srcu); |
1871c602 | 5912 | gpa = kvm_mmu_gva_to_gpa_system(vcpu, vaddr, NULL); |
f656ce01 | 5913 | srcu_read_unlock(&vcpu->kvm->srcu, idx); |
8b006791 ZX |
5914 | tr->physical_address = gpa; |
5915 | tr->valid = gpa != UNMAPPED_GVA; | |
5916 | tr->writeable = 1; | |
5917 | tr->usermode = 0; | |
8b006791 ZX |
5918 | |
5919 | return 0; | |
5920 | } | |
5921 | ||
d0752060 HB |
5922 | int kvm_arch_vcpu_ioctl_get_fpu(struct kvm_vcpu *vcpu, struct kvm_fpu *fpu) |
5923 | { | |
98918833 SY |
5924 | struct i387_fxsave_struct *fxsave = |
5925 | &vcpu->arch.guest_fpu.state->fxsave; | |
d0752060 | 5926 | |
d0752060 HB |
5927 | memcpy(fpu->fpr, fxsave->st_space, 128); |
5928 | fpu->fcw = fxsave->cwd; | |
5929 | fpu->fsw = fxsave->swd; | |
5930 | fpu->ftwx = fxsave->twd; | |
5931 | fpu->last_opcode = fxsave->fop; | |
5932 | fpu->last_ip = fxsave->rip; | |
5933 | fpu->last_dp = fxsave->rdp; | |
5934 | memcpy(fpu->xmm, fxsave->xmm_space, sizeof fxsave->xmm_space); | |
5935 | ||
d0752060 HB |
5936 | return 0; |
5937 | } | |
5938 | ||
5939 | int kvm_arch_vcpu_ioctl_set_fpu(struct kvm_vcpu *vcpu, struct kvm_fpu *fpu) | |
5940 | { | |
98918833 SY |
5941 | struct i387_fxsave_struct *fxsave = |
5942 | &vcpu->arch.guest_fpu.state->fxsave; | |
d0752060 | 5943 | |
d0752060 HB |
5944 | memcpy(fxsave->st_space, fpu->fpr, 128); |
5945 | fxsave->cwd = fpu->fcw; | |
5946 | fxsave->swd = fpu->fsw; | |
5947 | fxsave->twd = fpu->ftwx; | |
5948 | fxsave->fop = fpu->last_opcode; | |
5949 | fxsave->rip = fpu->last_ip; | |
5950 | fxsave->rdp = fpu->last_dp; | |
5951 | memcpy(fxsave->xmm_space, fpu->xmm, sizeof fxsave->xmm_space); | |
5952 | ||
d0752060 HB |
5953 | return 0; |
5954 | } | |
5955 | ||
10ab25cd | 5956 | int fx_init(struct kvm_vcpu *vcpu) |
d0752060 | 5957 | { |
10ab25cd JK |
5958 | int err; |
5959 | ||
5960 | err = fpu_alloc(&vcpu->arch.guest_fpu); | |
5961 | if (err) | |
5962 | return err; | |
5963 | ||
98918833 | 5964 | fpu_finit(&vcpu->arch.guest_fpu); |
d0752060 | 5965 | |
2acf923e DC |
5966 | /* |
5967 | * Ensure guest xcr0 is valid for loading | |
5968 | */ | |
5969 | vcpu->arch.xcr0 = XSTATE_FP; | |
5970 | ||
ad312c7c | 5971 | vcpu->arch.cr0 |= X86_CR0_ET; |
10ab25cd JK |
5972 | |
5973 | return 0; | |
d0752060 HB |
5974 | } |
5975 | EXPORT_SYMBOL_GPL(fx_init); | |
5976 | ||
98918833 SY |
5977 | static void fx_free(struct kvm_vcpu *vcpu) |
5978 | { | |
5979 | fpu_free(&vcpu->arch.guest_fpu); | |
5980 | } | |
5981 | ||
d0752060 HB |
5982 | void kvm_load_guest_fpu(struct kvm_vcpu *vcpu) |
5983 | { | |
2608d7a1 | 5984 | if (vcpu->guest_fpu_loaded) |
d0752060 HB |
5985 | return; |
5986 | ||
2acf923e DC |
5987 | /* |
5988 | * Restore all possible states in the guest, | |
5989 | * and assume host would use all available bits. | |
5990 | * Guest xcr0 would be loaded later. | |
5991 | */ | |
5992 | kvm_put_guest_xcr0(vcpu); | |
d0752060 | 5993 | vcpu->guest_fpu_loaded = 1; |
b1a74bf8 | 5994 | __kernel_fpu_begin(); |
98918833 | 5995 | fpu_restore_checking(&vcpu->arch.guest_fpu); |
0c04851c | 5996 | trace_kvm_fpu(1); |
d0752060 | 5997 | } |
d0752060 HB |
5998 | |
5999 | void kvm_put_guest_fpu(struct kvm_vcpu *vcpu) | |
6000 | { | |
2acf923e DC |
6001 | kvm_put_guest_xcr0(vcpu); |
6002 | ||
d0752060 HB |
6003 | if (!vcpu->guest_fpu_loaded) |
6004 | return; | |
6005 | ||
6006 | vcpu->guest_fpu_loaded = 0; | |
98918833 | 6007 | fpu_save_init(&vcpu->arch.guest_fpu); |
b1a74bf8 | 6008 | __kernel_fpu_end(); |
f096ed85 | 6009 | ++vcpu->stat.fpu_reload; |
a8eeb04a | 6010 | kvm_make_request(KVM_REQ_DEACTIVATE_FPU, vcpu); |
0c04851c | 6011 | trace_kvm_fpu(0); |
d0752060 | 6012 | } |
e9b11c17 ZX |
6013 | |
6014 | void kvm_arch_vcpu_free(struct kvm_vcpu *vcpu) | |
6015 | { | |
12f9a48f | 6016 | kvmclock_reset(vcpu); |
7f1ea208 | 6017 | |
f5f48ee1 | 6018 | free_cpumask_var(vcpu->arch.wbinvd_dirty_mask); |
98918833 | 6019 | fx_free(vcpu); |
e9b11c17 ZX |
6020 | kvm_x86_ops->vcpu_free(vcpu); |
6021 | } | |
6022 | ||
6023 | struct kvm_vcpu *kvm_arch_vcpu_create(struct kvm *kvm, | |
6024 | unsigned int id) | |
6025 | { | |
6755bae8 ZA |
6026 | if (check_tsc_unstable() && atomic_read(&kvm->online_vcpus) != 0) |
6027 | printk_once(KERN_WARNING | |
6028 | "kvm: SMP vm created on host with unstable TSC; " | |
6029 | "guest TSC will not be reliable\n"); | |
26e5215f AK |
6030 | return kvm_x86_ops->vcpu_create(kvm, id); |
6031 | } | |
e9b11c17 | 6032 | |
26e5215f AK |
6033 | int kvm_arch_vcpu_setup(struct kvm_vcpu *vcpu) |
6034 | { | |
6035 | int r; | |
e9b11c17 | 6036 | |
0bed3b56 | 6037 | vcpu->arch.mtrr_state.have_fixed = 1; |
9fc77441 MT |
6038 | r = vcpu_load(vcpu); |
6039 | if (r) | |
6040 | return r; | |
8b6e4547 | 6041 | r = kvm_vcpu_reset(vcpu); |
e9b11c17 ZX |
6042 | if (r == 0) |
6043 | r = kvm_mmu_setup(vcpu); | |
6044 | vcpu_put(vcpu); | |
e9b11c17 | 6045 | |
26e5215f | 6046 | return r; |
e9b11c17 ZX |
6047 | } |
6048 | ||
d40ccc62 | 6049 | void kvm_arch_vcpu_destroy(struct kvm_vcpu *vcpu) |
e9b11c17 | 6050 | { |
9fc77441 | 6051 | int r; |
344d9588 GN |
6052 | vcpu->arch.apf.msr_val = 0; |
6053 | ||
9fc77441 MT |
6054 | r = vcpu_load(vcpu); |
6055 | BUG_ON(r); | |
e9b11c17 ZX |
6056 | kvm_mmu_unload(vcpu); |
6057 | vcpu_put(vcpu); | |
6058 | ||
98918833 | 6059 | fx_free(vcpu); |
e9b11c17 ZX |
6060 | kvm_x86_ops->vcpu_free(vcpu); |
6061 | } | |
6062 | ||
8b6e4547 | 6063 | static int kvm_vcpu_reset(struct kvm_vcpu *vcpu) |
e9b11c17 | 6064 | { |
7460fb4a AK |
6065 | atomic_set(&vcpu->arch.nmi_queued, 0); |
6066 | vcpu->arch.nmi_pending = 0; | |
448fa4a9 JK |
6067 | vcpu->arch.nmi_injected = false; |
6068 | ||
42dbaa5a JK |
6069 | memset(vcpu->arch.db, 0, sizeof(vcpu->arch.db)); |
6070 | vcpu->arch.dr6 = DR6_FIXED_1; | |
6071 | vcpu->arch.dr7 = DR7_FIXED_1; | |
c8639010 | 6072 | kvm_update_dr7(vcpu); |
42dbaa5a | 6073 | |
3842d135 | 6074 | kvm_make_request(KVM_REQ_EVENT, vcpu); |
344d9588 | 6075 | vcpu->arch.apf.msr_val = 0; |
c9aaa895 | 6076 | vcpu->arch.st.msr_val = 0; |
3842d135 | 6077 | |
12f9a48f GC |
6078 | kvmclock_reset(vcpu); |
6079 | ||
af585b92 GN |
6080 | kvm_clear_async_pf_completion_queue(vcpu); |
6081 | kvm_async_pf_hash_reset(vcpu); | |
6082 | vcpu->arch.apf.halted = false; | |
3842d135 | 6083 | |
f5132b01 GN |
6084 | kvm_pmu_reset(vcpu); |
6085 | ||
e9b11c17 ZX |
6086 | return kvm_x86_ops->vcpu_reset(vcpu); |
6087 | } | |
6088 | ||
10474ae8 | 6089 | int kvm_arch_hardware_enable(void *garbage) |
e9b11c17 | 6090 | { |
ca84d1a2 ZA |
6091 | struct kvm *kvm; |
6092 | struct kvm_vcpu *vcpu; | |
6093 | int i; | |
0dd6a6ed ZA |
6094 | int ret; |
6095 | u64 local_tsc; | |
6096 | u64 max_tsc = 0; | |
6097 | bool stable, backwards_tsc = false; | |
18863bdd AK |
6098 | |
6099 | kvm_shared_msr_cpu_online(); | |
0dd6a6ed ZA |
6100 | ret = kvm_x86_ops->hardware_enable(garbage); |
6101 | if (ret != 0) | |
6102 | return ret; | |
6103 | ||
6104 | local_tsc = native_read_tsc(); | |
6105 | stable = !check_tsc_unstable(); | |
6106 | list_for_each_entry(kvm, &vm_list, vm_list) { | |
6107 | kvm_for_each_vcpu(i, vcpu, kvm) { | |
6108 | if (!stable && vcpu->cpu == smp_processor_id()) | |
6109 | set_bit(KVM_REQ_CLOCK_UPDATE, &vcpu->requests); | |
6110 | if (stable && vcpu->arch.last_host_tsc > local_tsc) { | |
6111 | backwards_tsc = true; | |
6112 | if (vcpu->arch.last_host_tsc > max_tsc) | |
6113 | max_tsc = vcpu->arch.last_host_tsc; | |
6114 | } | |
6115 | } | |
6116 | } | |
6117 | ||
6118 | /* | |
6119 | * Sometimes, even reliable TSCs go backwards. This happens on | |
6120 | * platforms that reset TSC during suspend or hibernate actions, but | |
6121 | * maintain synchronization. We must compensate. Fortunately, we can | |
6122 | * detect that condition here, which happens early in CPU bringup, | |
6123 | * before any KVM threads can be running. Unfortunately, we can't | |
6124 | * bring the TSCs fully up to date with real time, as we aren't yet far | |
6125 | * enough into CPU bringup that we know how much real time has actually | |
6126 | * elapsed; our helper function, get_kernel_ns() will be using boot | |
6127 | * variables that haven't been updated yet. | |
6128 | * | |
6129 | * So we simply find the maximum observed TSC above, then record the | |
6130 | * adjustment to TSC in each VCPU. When the VCPU later gets loaded, | |
6131 | * the adjustment will be applied. Note that we accumulate | |
6132 | * adjustments, in case multiple suspend cycles happen before some VCPU | |
6133 | * gets a chance to run again. In the event that no KVM threads get a | |
6134 | * chance to run, we will miss the entire elapsed period, as we'll have | |
6135 | * reset last_host_tsc, so VCPUs will not have the TSC adjusted and may | |
6136 | * loose cycle time. This isn't too big a deal, since the loss will be | |
6137 | * uniform across all VCPUs (not to mention the scenario is extremely | |
6138 | * unlikely). It is possible that a second hibernate recovery happens | |
6139 | * much faster than a first, causing the observed TSC here to be | |
6140 | * smaller; this would require additional padding adjustment, which is | |
6141 | * why we set last_host_tsc to the local tsc observed here. | |
6142 | * | |
6143 | * N.B. - this code below runs only on platforms with reliable TSC, | |
6144 | * as that is the only way backwards_tsc is set above. Also note | |
6145 | * that this runs for ALL vcpus, which is not a bug; all VCPUs should | |
6146 | * have the same delta_cyc adjustment applied if backwards_tsc | |
6147 | * is detected. Note further, this adjustment is only done once, | |
6148 | * as we reset last_host_tsc on all VCPUs to stop this from being | |
6149 | * called multiple times (one for each physical CPU bringup). | |
6150 | * | |
4a969980 | 6151 | * Platforms with unreliable TSCs don't have to deal with this, they |
0dd6a6ed ZA |
6152 | * will be compensated by the logic in vcpu_load, which sets the TSC to |
6153 | * catchup mode. This will catchup all VCPUs to real time, but cannot | |
6154 | * guarantee that they stay in perfect synchronization. | |
6155 | */ | |
6156 | if (backwards_tsc) { | |
6157 | u64 delta_cyc = max_tsc - local_tsc; | |
6158 | list_for_each_entry(kvm, &vm_list, vm_list) { | |
6159 | kvm_for_each_vcpu(i, vcpu, kvm) { | |
6160 | vcpu->arch.tsc_offset_adjustment += delta_cyc; | |
6161 | vcpu->arch.last_host_tsc = local_tsc; | |
6162 | } | |
6163 | ||
6164 | /* | |
6165 | * We have to disable TSC offset matching.. if you were | |
6166 | * booting a VM while issuing an S4 host suspend.... | |
6167 | * you may have some problem. Solving this issue is | |
6168 | * left as an exercise to the reader. | |
6169 | */ | |
6170 | kvm->arch.last_tsc_nsec = 0; | |
6171 | kvm->arch.last_tsc_write = 0; | |
6172 | } | |
6173 | ||
6174 | } | |
6175 | return 0; | |
e9b11c17 ZX |
6176 | } |
6177 | ||
6178 | void kvm_arch_hardware_disable(void *garbage) | |
6179 | { | |
6180 | kvm_x86_ops->hardware_disable(garbage); | |
3548bab5 | 6181 | drop_user_return_notifiers(garbage); |
e9b11c17 ZX |
6182 | } |
6183 | ||
6184 | int kvm_arch_hardware_setup(void) | |
6185 | { | |
6186 | return kvm_x86_ops->hardware_setup(); | |
6187 | } | |
6188 | ||
6189 | void kvm_arch_hardware_unsetup(void) | |
6190 | { | |
6191 | kvm_x86_ops->hardware_unsetup(); | |
6192 | } | |
6193 | ||
6194 | void kvm_arch_check_processor_compat(void *rtn) | |
6195 | { | |
6196 | kvm_x86_ops->check_processor_compatibility(rtn); | |
6197 | } | |
6198 | ||
3e515705 AK |
6199 | bool kvm_vcpu_compatible(struct kvm_vcpu *vcpu) |
6200 | { | |
6201 | return irqchip_in_kernel(vcpu->kvm) == (vcpu->arch.apic != NULL); | |
6202 | } | |
6203 | ||
54e9818f GN |
6204 | struct static_key kvm_no_apic_vcpu __read_mostly; |
6205 | ||
e9b11c17 ZX |
6206 | int kvm_arch_vcpu_init(struct kvm_vcpu *vcpu) |
6207 | { | |
6208 | struct page *page; | |
6209 | struct kvm *kvm; | |
6210 | int r; | |
6211 | ||
6212 | BUG_ON(vcpu->kvm == NULL); | |
6213 | kvm = vcpu->kvm; | |
6214 | ||
9aabc88f | 6215 | vcpu->arch.emulate_ctxt.ops = &emulate_ops; |
c5af89b6 | 6216 | if (!irqchip_in_kernel(kvm) || kvm_vcpu_is_bsp(vcpu)) |
a4535290 | 6217 | vcpu->arch.mp_state = KVM_MP_STATE_RUNNABLE; |
e9b11c17 | 6218 | else |
a4535290 | 6219 | vcpu->arch.mp_state = KVM_MP_STATE_UNINITIALIZED; |
e9b11c17 ZX |
6220 | |
6221 | page = alloc_page(GFP_KERNEL | __GFP_ZERO); | |
6222 | if (!page) { | |
6223 | r = -ENOMEM; | |
6224 | goto fail; | |
6225 | } | |
ad312c7c | 6226 | vcpu->arch.pio_data = page_address(page); |
e9b11c17 | 6227 | |
cc578287 | 6228 | kvm_set_tsc_khz(vcpu, max_tsc_khz); |
c285545f | 6229 | |
e9b11c17 ZX |
6230 | r = kvm_mmu_create(vcpu); |
6231 | if (r < 0) | |
6232 | goto fail_free_pio_data; | |
6233 | ||
6234 | if (irqchip_in_kernel(kvm)) { | |
6235 | r = kvm_create_lapic(vcpu); | |
6236 | if (r < 0) | |
6237 | goto fail_mmu_destroy; | |
54e9818f GN |
6238 | } else |
6239 | static_key_slow_inc(&kvm_no_apic_vcpu); | |
e9b11c17 | 6240 | |
890ca9ae HY |
6241 | vcpu->arch.mce_banks = kzalloc(KVM_MAX_MCE_BANKS * sizeof(u64) * 4, |
6242 | GFP_KERNEL); | |
6243 | if (!vcpu->arch.mce_banks) { | |
6244 | r = -ENOMEM; | |
443c39bc | 6245 | goto fail_free_lapic; |
890ca9ae HY |
6246 | } |
6247 | vcpu->arch.mcg_cap = KVM_MAX_MCE_BANKS; | |
6248 | ||
f5f48ee1 SY |
6249 | if (!zalloc_cpumask_var(&vcpu->arch.wbinvd_dirty_mask, GFP_KERNEL)) |
6250 | goto fail_free_mce_banks; | |
6251 | ||
af585b92 | 6252 | kvm_async_pf_hash_reset(vcpu); |
f5132b01 | 6253 | kvm_pmu_init(vcpu); |
af585b92 | 6254 | |
e9b11c17 | 6255 | return 0; |
f5f48ee1 SY |
6256 | fail_free_mce_banks: |
6257 | kfree(vcpu->arch.mce_banks); | |
443c39bc WY |
6258 | fail_free_lapic: |
6259 | kvm_free_lapic(vcpu); | |
e9b11c17 ZX |
6260 | fail_mmu_destroy: |
6261 | kvm_mmu_destroy(vcpu); | |
6262 | fail_free_pio_data: | |
ad312c7c | 6263 | free_page((unsigned long)vcpu->arch.pio_data); |
e9b11c17 ZX |
6264 | fail: |
6265 | return r; | |
6266 | } | |
6267 | ||
6268 | void kvm_arch_vcpu_uninit(struct kvm_vcpu *vcpu) | |
6269 | { | |
f656ce01 MT |
6270 | int idx; |
6271 | ||
f5132b01 | 6272 | kvm_pmu_destroy(vcpu); |
36cb93fd | 6273 | kfree(vcpu->arch.mce_banks); |
e9b11c17 | 6274 | kvm_free_lapic(vcpu); |
f656ce01 | 6275 | idx = srcu_read_lock(&vcpu->kvm->srcu); |
e9b11c17 | 6276 | kvm_mmu_destroy(vcpu); |
f656ce01 | 6277 | srcu_read_unlock(&vcpu->kvm->srcu, idx); |
ad312c7c | 6278 | free_page((unsigned long)vcpu->arch.pio_data); |
54e9818f GN |
6279 | if (!irqchip_in_kernel(vcpu->kvm)) |
6280 | static_key_slow_dec(&kvm_no_apic_vcpu); | |
e9b11c17 | 6281 | } |
d19a9cd2 | 6282 | |
e08b9637 | 6283 | int kvm_arch_init_vm(struct kvm *kvm, unsigned long type) |
d19a9cd2 | 6284 | { |
e08b9637 CO |
6285 | if (type) |
6286 | return -EINVAL; | |
6287 | ||
f05e70ac | 6288 | INIT_LIST_HEAD(&kvm->arch.active_mmu_pages); |
4d5c5d0f | 6289 | INIT_LIST_HEAD(&kvm->arch.assigned_dev_head); |
d19a9cd2 | 6290 | |
5550af4d SY |
6291 | /* Reserve bit 0 of irq_sources_bitmap for userspace irq source */ |
6292 | set_bit(KVM_USERSPACE_IRQ_SOURCE_ID, &kvm->arch.irq_sources_bitmap); | |
7a84428a AW |
6293 | /* Reserve bit 1 of irq_sources_bitmap for irqfd-resampler */ |
6294 | set_bit(KVM_IRQFD_RESAMPLE_IRQ_SOURCE_ID, | |
6295 | &kvm->arch.irq_sources_bitmap); | |
5550af4d | 6296 | |
038f8c11 | 6297 | raw_spin_lock_init(&kvm->arch.tsc_write_lock); |
1e08ec4a | 6298 | mutex_init(&kvm->arch.apic_map_lock); |
53f658b3 | 6299 | |
d89f5eff | 6300 | return 0; |
d19a9cd2 ZX |
6301 | } |
6302 | ||
6303 | static void kvm_unload_vcpu_mmu(struct kvm_vcpu *vcpu) | |
6304 | { | |
9fc77441 MT |
6305 | int r; |
6306 | r = vcpu_load(vcpu); | |
6307 | BUG_ON(r); | |
d19a9cd2 ZX |
6308 | kvm_mmu_unload(vcpu); |
6309 | vcpu_put(vcpu); | |
6310 | } | |
6311 | ||
6312 | static void kvm_free_vcpus(struct kvm *kvm) | |
6313 | { | |
6314 | unsigned int i; | |
988a2cae | 6315 | struct kvm_vcpu *vcpu; |
d19a9cd2 ZX |
6316 | |
6317 | /* | |
6318 | * Unpin any mmu pages first. | |
6319 | */ | |
af585b92 GN |
6320 | kvm_for_each_vcpu(i, vcpu, kvm) { |
6321 | kvm_clear_async_pf_completion_queue(vcpu); | |
988a2cae | 6322 | kvm_unload_vcpu_mmu(vcpu); |
af585b92 | 6323 | } |
988a2cae GN |
6324 | kvm_for_each_vcpu(i, vcpu, kvm) |
6325 | kvm_arch_vcpu_free(vcpu); | |
6326 | ||
6327 | mutex_lock(&kvm->lock); | |
6328 | for (i = 0; i < atomic_read(&kvm->online_vcpus); i++) | |
6329 | kvm->vcpus[i] = NULL; | |
d19a9cd2 | 6330 | |
988a2cae GN |
6331 | atomic_set(&kvm->online_vcpus, 0); |
6332 | mutex_unlock(&kvm->lock); | |
d19a9cd2 ZX |
6333 | } |
6334 | ||
ad8ba2cd SY |
6335 | void kvm_arch_sync_events(struct kvm *kvm) |
6336 | { | |
ba4cef31 | 6337 | kvm_free_all_assigned_devices(kvm); |
aea924f6 | 6338 | kvm_free_pit(kvm); |
ad8ba2cd SY |
6339 | } |
6340 | ||
d19a9cd2 ZX |
6341 | void kvm_arch_destroy_vm(struct kvm *kvm) |
6342 | { | |
6eb55818 | 6343 | kvm_iommu_unmap_guest(kvm); |
d7deeeb0 ZX |
6344 | kfree(kvm->arch.vpic); |
6345 | kfree(kvm->arch.vioapic); | |
d19a9cd2 | 6346 | kvm_free_vcpus(kvm); |
3d45830c AK |
6347 | if (kvm->arch.apic_access_page) |
6348 | put_page(kvm->arch.apic_access_page); | |
b7ebfb05 SY |
6349 | if (kvm->arch.ept_identity_pagetable) |
6350 | put_page(kvm->arch.ept_identity_pagetable); | |
1e08ec4a | 6351 | kfree(rcu_dereference_check(kvm->arch.apic_map, 1)); |
d19a9cd2 | 6352 | } |
0de10343 | 6353 | |
db3fe4eb TY |
6354 | void kvm_arch_free_memslot(struct kvm_memory_slot *free, |
6355 | struct kvm_memory_slot *dont) | |
6356 | { | |
6357 | int i; | |
6358 | ||
d89cc617 TY |
6359 | for (i = 0; i < KVM_NR_PAGE_SIZES; ++i) { |
6360 | if (!dont || free->arch.rmap[i] != dont->arch.rmap[i]) { | |
6361 | kvm_kvfree(free->arch.rmap[i]); | |
6362 | free->arch.rmap[i] = NULL; | |
77d11309 | 6363 | } |
d89cc617 TY |
6364 | if (i == 0) |
6365 | continue; | |
6366 | ||
6367 | if (!dont || free->arch.lpage_info[i - 1] != | |
6368 | dont->arch.lpage_info[i - 1]) { | |
6369 | kvm_kvfree(free->arch.lpage_info[i - 1]); | |
6370 | free->arch.lpage_info[i - 1] = NULL; | |
db3fe4eb TY |
6371 | } |
6372 | } | |
6373 | } | |
6374 | ||
6375 | int kvm_arch_create_memslot(struct kvm_memory_slot *slot, unsigned long npages) | |
6376 | { | |
6377 | int i; | |
6378 | ||
d89cc617 | 6379 | for (i = 0; i < KVM_NR_PAGE_SIZES; ++i) { |
db3fe4eb TY |
6380 | unsigned long ugfn; |
6381 | int lpages; | |
d89cc617 | 6382 | int level = i + 1; |
db3fe4eb TY |
6383 | |
6384 | lpages = gfn_to_index(slot->base_gfn + npages - 1, | |
6385 | slot->base_gfn, level) + 1; | |
6386 | ||
d89cc617 TY |
6387 | slot->arch.rmap[i] = |
6388 | kvm_kvzalloc(lpages * sizeof(*slot->arch.rmap[i])); | |
6389 | if (!slot->arch.rmap[i]) | |
77d11309 | 6390 | goto out_free; |
d89cc617 TY |
6391 | if (i == 0) |
6392 | continue; | |
77d11309 | 6393 | |
d89cc617 TY |
6394 | slot->arch.lpage_info[i - 1] = kvm_kvzalloc(lpages * |
6395 | sizeof(*slot->arch.lpage_info[i - 1])); | |
6396 | if (!slot->arch.lpage_info[i - 1]) | |
db3fe4eb TY |
6397 | goto out_free; |
6398 | ||
6399 | if (slot->base_gfn & (KVM_PAGES_PER_HPAGE(level) - 1)) | |
d89cc617 | 6400 | slot->arch.lpage_info[i - 1][0].write_count = 1; |
db3fe4eb | 6401 | if ((slot->base_gfn + npages) & (KVM_PAGES_PER_HPAGE(level) - 1)) |
d89cc617 | 6402 | slot->arch.lpage_info[i - 1][lpages - 1].write_count = 1; |
db3fe4eb TY |
6403 | ugfn = slot->userspace_addr >> PAGE_SHIFT; |
6404 | /* | |
6405 | * If the gfn and userspace address are not aligned wrt each | |
6406 | * other, or if explicitly asked to, disable large page | |
6407 | * support for this slot | |
6408 | */ | |
6409 | if ((slot->base_gfn ^ ugfn) & (KVM_PAGES_PER_HPAGE(level) - 1) || | |
6410 | !kvm_largepages_enabled()) { | |
6411 | unsigned long j; | |
6412 | ||
6413 | for (j = 0; j < lpages; ++j) | |
d89cc617 | 6414 | slot->arch.lpage_info[i - 1][j].write_count = 1; |
db3fe4eb TY |
6415 | } |
6416 | } | |
6417 | ||
6418 | return 0; | |
6419 | ||
6420 | out_free: | |
d89cc617 TY |
6421 | for (i = 0; i < KVM_NR_PAGE_SIZES; ++i) { |
6422 | kvm_kvfree(slot->arch.rmap[i]); | |
6423 | slot->arch.rmap[i] = NULL; | |
6424 | if (i == 0) | |
6425 | continue; | |
6426 | ||
6427 | kvm_kvfree(slot->arch.lpage_info[i - 1]); | |
6428 | slot->arch.lpage_info[i - 1] = NULL; | |
db3fe4eb TY |
6429 | } |
6430 | return -ENOMEM; | |
6431 | } | |
6432 | ||
f7784b8e MT |
6433 | int kvm_arch_prepare_memory_region(struct kvm *kvm, |
6434 | struct kvm_memory_slot *memslot, | |
0de10343 | 6435 | struct kvm_memory_slot old, |
f7784b8e | 6436 | struct kvm_userspace_memory_region *mem, |
0de10343 ZX |
6437 | int user_alloc) |
6438 | { | |
f7784b8e | 6439 | int npages = memslot->npages; |
7ac77099 AK |
6440 | int map_flags = MAP_PRIVATE | MAP_ANONYMOUS; |
6441 | ||
6442 | /* Prevent internal slot pages from being moved by fork()/COW. */ | |
6443 | if (memslot->id >= KVM_MEMORY_SLOTS) | |
6444 | map_flags = MAP_SHARED | MAP_ANONYMOUS; | |
0de10343 ZX |
6445 | |
6446 | /*To keep backward compatibility with older userspace, | |
4a969980 | 6447 | *x86 needs to handle !user_alloc case. |
0de10343 ZX |
6448 | */ |
6449 | if (!user_alloc) { | |
aab2eb7a | 6450 | if (npages && !old.npages) { |
604b38ac AA |
6451 | unsigned long userspace_addr; |
6452 | ||
6be5ceb0 | 6453 | userspace_addr = vm_mmap(NULL, 0, |
604b38ac AA |
6454 | npages * PAGE_SIZE, |
6455 | PROT_READ | PROT_WRITE, | |
7ac77099 | 6456 | map_flags, |
604b38ac | 6457 | 0); |
0de10343 | 6458 | |
604b38ac AA |
6459 | if (IS_ERR((void *)userspace_addr)) |
6460 | return PTR_ERR((void *)userspace_addr); | |
6461 | ||
604b38ac | 6462 | memslot->userspace_addr = userspace_addr; |
0de10343 ZX |
6463 | } |
6464 | } | |
6465 | ||
f7784b8e MT |
6466 | |
6467 | return 0; | |
6468 | } | |
6469 | ||
6470 | void kvm_arch_commit_memory_region(struct kvm *kvm, | |
6471 | struct kvm_userspace_memory_region *mem, | |
6472 | struct kvm_memory_slot old, | |
6473 | int user_alloc) | |
6474 | { | |
6475 | ||
48c0e4e9 | 6476 | int nr_mmu_pages = 0, npages = mem->memory_size >> PAGE_SHIFT; |
f7784b8e | 6477 | |
aab2eb7a | 6478 | if (!user_alloc && !old.user_alloc && old.npages && !npages) { |
f7784b8e MT |
6479 | int ret; |
6480 | ||
bfce281c | 6481 | ret = vm_munmap(old.userspace_addr, |
f7784b8e | 6482 | old.npages * PAGE_SIZE); |
f7784b8e MT |
6483 | if (ret < 0) |
6484 | printk(KERN_WARNING | |
6485 | "kvm_vm_ioctl_set_memory_region: " | |
6486 | "failed to munmap memory\n"); | |
6487 | } | |
6488 | ||
48c0e4e9 XG |
6489 | if (!kvm->arch.n_requested_mmu_pages) |
6490 | nr_mmu_pages = kvm_mmu_calculate_mmu_pages(kvm); | |
6491 | ||
7c8a83b7 | 6492 | spin_lock(&kvm->mmu_lock); |
48c0e4e9 | 6493 | if (nr_mmu_pages) |
0de10343 | 6494 | kvm_mmu_change_mmu_pages(kvm, nr_mmu_pages); |
0de10343 | 6495 | kvm_mmu_slot_remove_write_access(kvm, mem->slot); |
7c8a83b7 | 6496 | spin_unlock(&kvm->mmu_lock); |
3b4dc3a0 MT |
6497 | /* |
6498 | * If memory slot is created, or moved, we need to clear all | |
6499 | * mmio sptes. | |
6500 | */ | |
6501 | if (npages && old.base_gfn != mem->guest_phys_addr >> PAGE_SHIFT) { | |
6502 | kvm_mmu_zap_all(kvm); | |
6503 | kvm_reload_remote_mmus(kvm); | |
6504 | } | |
0de10343 | 6505 | } |
1d737c8a | 6506 | |
2df72e9b | 6507 | void kvm_arch_flush_shadow_all(struct kvm *kvm) |
34d4cb8f MT |
6508 | { |
6509 | kvm_mmu_zap_all(kvm); | |
8986ecc0 | 6510 | kvm_reload_remote_mmus(kvm); |
34d4cb8f MT |
6511 | } |
6512 | ||
2df72e9b MT |
6513 | void kvm_arch_flush_shadow_memslot(struct kvm *kvm, |
6514 | struct kvm_memory_slot *slot) | |
6515 | { | |
6516 | kvm_arch_flush_shadow_all(kvm); | |
6517 | } | |
6518 | ||
1d737c8a ZX |
6519 | int kvm_arch_vcpu_runnable(struct kvm_vcpu *vcpu) |
6520 | { | |
af585b92 GN |
6521 | return (vcpu->arch.mp_state == KVM_MP_STATE_RUNNABLE && |
6522 | !vcpu->arch.apf.halted) | |
6523 | || !list_empty_careful(&vcpu->async_pf.done) | |
a1b37100 | 6524 | || vcpu->arch.mp_state == KVM_MP_STATE_SIPI_RECEIVED |
7460fb4a | 6525 | || atomic_read(&vcpu->arch.nmi_queued) || |
a1b37100 GN |
6526 | (kvm_arch_interrupt_allowed(vcpu) && |
6527 | kvm_cpu_has_interrupt(vcpu)); | |
1d737c8a | 6528 | } |
5736199a | 6529 | |
b6d33834 | 6530 | int kvm_arch_vcpu_should_kick(struct kvm_vcpu *vcpu) |
5736199a | 6531 | { |
b6d33834 | 6532 | return kvm_vcpu_exiting_guest_mode(vcpu) == IN_GUEST_MODE; |
5736199a | 6533 | } |
78646121 GN |
6534 | |
6535 | int kvm_arch_interrupt_allowed(struct kvm_vcpu *vcpu) | |
6536 | { | |
6537 | return kvm_x86_ops->interrupt_allowed(vcpu); | |
6538 | } | |
229456fc | 6539 | |
f92653ee JK |
6540 | bool kvm_is_linear_rip(struct kvm_vcpu *vcpu, unsigned long linear_rip) |
6541 | { | |
6542 | unsigned long current_rip = kvm_rip_read(vcpu) + | |
6543 | get_segment_base(vcpu, VCPU_SREG_CS); | |
6544 | ||
6545 | return current_rip == linear_rip; | |
6546 | } | |
6547 | EXPORT_SYMBOL_GPL(kvm_is_linear_rip); | |
6548 | ||
94fe45da JK |
6549 | unsigned long kvm_get_rflags(struct kvm_vcpu *vcpu) |
6550 | { | |
6551 | unsigned long rflags; | |
6552 | ||
6553 | rflags = kvm_x86_ops->get_rflags(vcpu); | |
6554 | if (vcpu->guest_debug & KVM_GUESTDBG_SINGLESTEP) | |
c310bac5 | 6555 | rflags &= ~X86_EFLAGS_TF; |
94fe45da JK |
6556 | return rflags; |
6557 | } | |
6558 | EXPORT_SYMBOL_GPL(kvm_get_rflags); | |
6559 | ||
6560 | void kvm_set_rflags(struct kvm_vcpu *vcpu, unsigned long rflags) | |
6561 | { | |
6562 | if (vcpu->guest_debug & KVM_GUESTDBG_SINGLESTEP && | |
f92653ee | 6563 | kvm_is_linear_rip(vcpu, vcpu->arch.singlestep_rip)) |
c310bac5 | 6564 | rflags |= X86_EFLAGS_TF; |
94fe45da | 6565 | kvm_x86_ops->set_rflags(vcpu, rflags); |
3842d135 | 6566 | kvm_make_request(KVM_REQ_EVENT, vcpu); |
94fe45da JK |
6567 | } |
6568 | EXPORT_SYMBOL_GPL(kvm_set_rflags); | |
6569 | ||
56028d08 GN |
6570 | void kvm_arch_async_page_ready(struct kvm_vcpu *vcpu, struct kvm_async_pf *work) |
6571 | { | |
6572 | int r; | |
6573 | ||
fb67e14f | 6574 | if ((vcpu->arch.mmu.direct_map != work->arch.direct_map) || |
c4806acd | 6575 | is_error_page(work->page)) |
56028d08 GN |
6576 | return; |
6577 | ||
6578 | r = kvm_mmu_reload(vcpu); | |
6579 | if (unlikely(r)) | |
6580 | return; | |
6581 | ||
fb67e14f XG |
6582 | if (!vcpu->arch.mmu.direct_map && |
6583 | work->arch.cr3 != vcpu->arch.mmu.get_cr3(vcpu)) | |
6584 | return; | |
6585 | ||
56028d08 GN |
6586 | vcpu->arch.mmu.page_fault(vcpu, work->gva, 0, true); |
6587 | } | |
6588 | ||
af585b92 GN |
6589 | static inline u32 kvm_async_pf_hash_fn(gfn_t gfn) |
6590 | { | |
6591 | return hash_32(gfn & 0xffffffff, order_base_2(ASYNC_PF_PER_VCPU)); | |
6592 | } | |
6593 | ||
6594 | static inline u32 kvm_async_pf_next_probe(u32 key) | |
6595 | { | |
6596 | return (key + 1) & (roundup_pow_of_two(ASYNC_PF_PER_VCPU) - 1); | |
6597 | } | |
6598 | ||
6599 | static void kvm_add_async_pf_gfn(struct kvm_vcpu *vcpu, gfn_t gfn) | |
6600 | { | |
6601 | u32 key = kvm_async_pf_hash_fn(gfn); | |
6602 | ||
6603 | while (vcpu->arch.apf.gfns[key] != ~0) | |
6604 | key = kvm_async_pf_next_probe(key); | |
6605 | ||
6606 | vcpu->arch.apf.gfns[key] = gfn; | |
6607 | } | |
6608 | ||
6609 | static u32 kvm_async_pf_gfn_slot(struct kvm_vcpu *vcpu, gfn_t gfn) | |
6610 | { | |
6611 | int i; | |
6612 | u32 key = kvm_async_pf_hash_fn(gfn); | |
6613 | ||
6614 | for (i = 0; i < roundup_pow_of_two(ASYNC_PF_PER_VCPU) && | |
c7d28c24 XG |
6615 | (vcpu->arch.apf.gfns[key] != gfn && |
6616 | vcpu->arch.apf.gfns[key] != ~0); i++) | |
af585b92 GN |
6617 | key = kvm_async_pf_next_probe(key); |
6618 | ||
6619 | return key; | |
6620 | } | |
6621 | ||
6622 | bool kvm_find_async_pf_gfn(struct kvm_vcpu *vcpu, gfn_t gfn) | |
6623 | { | |
6624 | return vcpu->arch.apf.gfns[kvm_async_pf_gfn_slot(vcpu, gfn)] == gfn; | |
6625 | } | |
6626 | ||
6627 | static void kvm_del_async_pf_gfn(struct kvm_vcpu *vcpu, gfn_t gfn) | |
6628 | { | |
6629 | u32 i, j, k; | |
6630 | ||
6631 | i = j = kvm_async_pf_gfn_slot(vcpu, gfn); | |
6632 | while (true) { | |
6633 | vcpu->arch.apf.gfns[i] = ~0; | |
6634 | do { | |
6635 | j = kvm_async_pf_next_probe(j); | |
6636 | if (vcpu->arch.apf.gfns[j] == ~0) | |
6637 | return; | |
6638 | k = kvm_async_pf_hash_fn(vcpu->arch.apf.gfns[j]); | |
6639 | /* | |
6640 | * k lies cyclically in ]i,j] | |
6641 | * | i.k.j | | |
6642 | * |....j i.k.| or |.k..j i...| | |
6643 | */ | |
6644 | } while ((i <= j) ? (i < k && k <= j) : (i < k || k <= j)); | |
6645 | vcpu->arch.apf.gfns[i] = vcpu->arch.apf.gfns[j]; | |
6646 | i = j; | |
6647 | } | |
6648 | } | |
6649 | ||
7c90705b GN |
6650 | static int apf_put_user(struct kvm_vcpu *vcpu, u32 val) |
6651 | { | |
6652 | ||
6653 | return kvm_write_guest_cached(vcpu->kvm, &vcpu->arch.apf.data, &val, | |
6654 | sizeof(val)); | |
6655 | } | |
6656 | ||
af585b92 GN |
6657 | void kvm_arch_async_page_not_present(struct kvm_vcpu *vcpu, |
6658 | struct kvm_async_pf *work) | |
6659 | { | |
6389ee94 AK |
6660 | struct x86_exception fault; |
6661 | ||
7c90705b | 6662 | trace_kvm_async_pf_not_present(work->arch.token, work->gva); |
af585b92 | 6663 | kvm_add_async_pf_gfn(vcpu, work->arch.gfn); |
7c90705b GN |
6664 | |
6665 | if (!(vcpu->arch.apf.msr_val & KVM_ASYNC_PF_ENABLED) || | |
fc5f06fa GN |
6666 | (vcpu->arch.apf.send_user_only && |
6667 | kvm_x86_ops->get_cpl(vcpu) == 0)) | |
7c90705b GN |
6668 | kvm_make_request(KVM_REQ_APF_HALT, vcpu); |
6669 | else if (!apf_put_user(vcpu, KVM_PV_REASON_PAGE_NOT_PRESENT)) { | |
6389ee94 AK |
6670 | fault.vector = PF_VECTOR; |
6671 | fault.error_code_valid = true; | |
6672 | fault.error_code = 0; | |
6673 | fault.nested_page_fault = false; | |
6674 | fault.address = work->arch.token; | |
6675 | kvm_inject_page_fault(vcpu, &fault); | |
7c90705b | 6676 | } |
af585b92 GN |
6677 | } |
6678 | ||
6679 | void kvm_arch_async_page_present(struct kvm_vcpu *vcpu, | |
6680 | struct kvm_async_pf *work) | |
6681 | { | |
6389ee94 AK |
6682 | struct x86_exception fault; |
6683 | ||
7c90705b GN |
6684 | trace_kvm_async_pf_ready(work->arch.token, work->gva); |
6685 | if (is_error_page(work->page)) | |
6686 | work->arch.token = ~0; /* broadcast wakeup */ | |
6687 | else | |
6688 | kvm_del_async_pf_gfn(vcpu, work->arch.gfn); | |
6689 | ||
6690 | if ((vcpu->arch.apf.msr_val & KVM_ASYNC_PF_ENABLED) && | |
6691 | !apf_put_user(vcpu, KVM_PV_REASON_PAGE_READY)) { | |
6389ee94 AK |
6692 | fault.vector = PF_VECTOR; |
6693 | fault.error_code_valid = true; | |
6694 | fault.error_code = 0; | |
6695 | fault.nested_page_fault = false; | |
6696 | fault.address = work->arch.token; | |
6697 | kvm_inject_page_fault(vcpu, &fault); | |
7c90705b | 6698 | } |
e6d53e3b | 6699 | vcpu->arch.apf.halted = false; |
a4fa1635 | 6700 | vcpu->arch.mp_state = KVM_MP_STATE_RUNNABLE; |
7c90705b GN |
6701 | } |
6702 | ||
6703 | bool kvm_arch_can_inject_async_page_present(struct kvm_vcpu *vcpu) | |
6704 | { | |
6705 | if (!(vcpu->arch.apf.msr_val & KVM_ASYNC_PF_ENABLED)) | |
6706 | return true; | |
6707 | else | |
6708 | return !kvm_event_needs_reinjection(vcpu) && | |
6709 | kvm_x86_ops->interrupt_allowed(vcpu); | |
af585b92 GN |
6710 | } |
6711 | ||
229456fc MT |
6712 | EXPORT_TRACEPOINT_SYMBOL_GPL(kvm_exit); |
6713 | EXPORT_TRACEPOINT_SYMBOL_GPL(kvm_inj_virq); | |
6714 | EXPORT_TRACEPOINT_SYMBOL_GPL(kvm_page_fault); | |
6715 | EXPORT_TRACEPOINT_SYMBOL_GPL(kvm_msr); | |
6716 | EXPORT_TRACEPOINT_SYMBOL_GPL(kvm_cr); | |
0ac406de | 6717 | EXPORT_TRACEPOINT_SYMBOL_GPL(kvm_nested_vmrun); |
d8cabddf | 6718 | EXPORT_TRACEPOINT_SYMBOL_GPL(kvm_nested_vmexit); |
17897f36 | 6719 | EXPORT_TRACEPOINT_SYMBOL_GPL(kvm_nested_vmexit_inject); |
236649de | 6720 | EXPORT_TRACEPOINT_SYMBOL_GPL(kvm_nested_intr_vmexit); |
ec1ff790 | 6721 | EXPORT_TRACEPOINT_SYMBOL_GPL(kvm_invlpga); |
532a46b9 | 6722 | EXPORT_TRACEPOINT_SYMBOL_GPL(kvm_skinit); |
2e554e8d | 6723 | EXPORT_TRACEPOINT_SYMBOL_GPL(kvm_nested_intercepts); |