]> git.proxmox.com Git - mirror_ubuntu-artful-kernel.git/blame - arch/x86/kvm/x86.h
Merge tag 'drm/panel/for-4.11-rc1' of git://anongit.freedesktop.org/tegra/linux into...
[mirror_ubuntu-artful-kernel.git] / arch / x86 / kvm / x86.h
CommitLineData
26eef70c
AK
1#ifndef ARCH_X86_KVM_X86_H
2#define ARCH_X86_KVM_X86_H
3
4#include <linux/kvm_host.h>
8d93c874 5#include <asm/pvclock.h>
3eeb3288 6#include "kvm_cache_regs.h"
26eef70c 7
74545705
RK
8#define MSR_IA32_CR_PAT_DEFAULT 0x0007040600070406ULL
9
26eef70c
AK
10static inline void kvm_clear_exception_queue(struct kvm_vcpu *vcpu)
11{
12 vcpu->arch.exception.pending = false;
13}
14
66fd3f7f
GN
15static inline void kvm_queue_interrupt(struct kvm_vcpu *vcpu, u8 vector,
16 bool soft)
937a7eae
AK
17{
18 vcpu->arch.interrupt.pending = true;
66fd3f7f 19 vcpu->arch.interrupt.soft = soft;
937a7eae
AK
20 vcpu->arch.interrupt.nr = vector;
21}
22
23static inline void kvm_clear_interrupt_queue(struct kvm_vcpu *vcpu)
24{
25 vcpu->arch.interrupt.pending = false;
26}
27
3298b75c
GN
28static inline bool kvm_event_needs_reinjection(struct kvm_vcpu *vcpu)
29{
30 return vcpu->arch.exception.pending || vcpu->arch.interrupt.pending ||
31 vcpu->arch.nmi_injected;
32}
66fd3f7f
GN
33
34static inline bool kvm_exception_is_soft(unsigned int nr)
35{
36 return (nr == BP_VECTOR) || (nr == OF_VECTOR);
37}
fc61b800 38
3eeb3288
AK
39static inline bool is_protmode(struct kvm_vcpu *vcpu)
40{
41 return kvm_read_cr0_bits(vcpu, X86_CR0_PE);
42}
43
836a1b3c
AK
44static inline int is_long_mode(struct kvm_vcpu *vcpu)
45{
46#ifdef CONFIG_X86_64
f6801dff 47 return vcpu->arch.efer & EFER_LMA;
836a1b3c
AK
48#else
49 return 0;
50#endif
51}
52
5777392e
NA
53static inline bool is_64_bit_mode(struct kvm_vcpu *vcpu)
54{
55 int cs_db, cs_l;
56
57 if (!is_long_mode(vcpu))
58 return false;
59 kvm_x86_ops->get_cs_db_l_bits(vcpu, &cs_db, &cs_l);
60 return cs_l;
61}
62
6539e738
JR
63static inline bool mmu_is_nested(struct kvm_vcpu *vcpu)
64{
65 return vcpu->arch.walk_mmu == &vcpu->arch.nested_mmu;
66}
67
836a1b3c
AK
68static inline int is_pae(struct kvm_vcpu *vcpu)
69{
70 return kvm_read_cr4_bits(vcpu, X86_CR4_PAE);
71}
72
73static inline int is_pse(struct kvm_vcpu *vcpu)
74{
75 return kvm_read_cr4_bits(vcpu, X86_CR4_PSE);
76}
77
78static inline int is_paging(struct kvm_vcpu *vcpu)
79{
c36fc04e 80 return likely(kvm_read_cr0_bits(vcpu, X86_CR0_PG));
836a1b3c
AK
81}
82
24d1b15f
JR
83static inline u32 bit(int bitno)
84{
85 return 1 << (bitno & 31);
86}
87
bebb106a
XG
88static inline void vcpu_cache_mmio_info(struct kvm_vcpu *vcpu,
89 gva_t gva, gfn_t gfn, unsigned access)
90{
91 vcpu->arch.mmio_gva = gva & PAGE_MASK;
92 vcpu->arch.access = access;
93 vcpu->arch.mmio_gfn = gfn;
56f17dd3
DM
94 vcpu->arch.mmio_gen = kvm_memslots(vcpu->kvm)->generation;
95}
96
97static inline bool vcpu_match_mmio_gen(struct kvm_vcpu *vcpu)
98{
99 return vcpu->arch.mmio_gen == kvm_memslots(vcpu->kvm)->generation;
bebb106a
XG
100}
101
102/*
56f17dd3
DM
103 * Clear the mmio cache info for the given gva. If gva is MMIO_GVA_ANY, we
104 * clear all mmio cache info.
bebb106a 105 */
56f17dd3
DM
106#define MMIO_GVA_ANY (~(gva_t)0)
107
bebb106a
XG
108static inline void vcpu_clear_mmio_info(struct kvm_vcpu *vcpu, gva_t gva)
109{
56f17dd3 110 if (gva != MMIO_GVA_ANY && vcpu->arch.mmio_gva != (gva & PAGE_MASK))
bebb106a
XG
111 return;
112
113 vcpu->arch.mmio_gva = 0;
114}
115
116static inline bool vcpu_match_mmio_gva(struct kvm_vcpu *vcpu, unsigned long gva)
117{
56f17dd3
DM
118 if (vcpu_match_mmio_gen(vcpu) && vcpu->arch.mmio_gva &&
119 vcpu->arch.mmio_gva == (gva & PAGE_MASK))
bebb106a
XG
120 return true;
121
122 return false;
123}
124
125static inline bool vcpu_match_mmio_gpa(struct kvm_vcpu *vcpu, gpa_t gpa)
126{
56f17dd3
DM
127 if (vcpu_match_mmio_gen(vcpu) && vcpu->arch.mmio_gfn &&
128 vcpu->arch.mmio_gfn == gpa >> PAGE_SHIFT)
bebb106a
XG
129 return true;
130
131 return false;
132}
133
5777392e
NA
134static inline unsigned long kvm_register_readl(struct kvm_vcpu *vcpu,
135 enum kvm_reg reg)
136{
137 unsigned long val = kvm_register_read(vcpu, reg);
138
139 return is_64_bit_mode(vcpu) ? val : (u32)val;
140}
141
27e6fb5d
NA
142static inline void kvm_register_writel(struct kvm_vcpu *vcpu,
143 enum kvm_reg reg,
144 unsigned long val)
145{
146 if (!is_64_bit_mode(vcpu))
147 val = (u32)val;
148 return kvm_register_write(vcpu, reg, val);
149}
150
41dbc6bc
PB
151static inline bool kvm_check_has_quirk(struct kvm *kvm, u64 quirk)
152{
153 return !(kvm->arch.disabled_quirks & quirk);
154}
155
ff9d07a0
ZY
156void kvm_before_handle_nmi(struct kvm_vcpu *vcpu);
157void kvm_after_handle_nmi(struct kvm_vcpu *vcpu);
bab5bb39 158void kvm_set_pending_timer(struct kvm_vcpu *vcpu);
71f9833b 159int kvm_inject_realmode_interrupt(struct kvm_vcpu *vcpu, int irq, int inc_eip);
ff9d07a0 160
8fe8ab46 161void kvm_write_tsc(struct kvm_vcpu *vcpu, struct msr_data *msr);
108b249c 162u64 get_kvmclock_ns(struct kvm *kvm);
99e3e30a 163
064aea77
NHE
164int kvm_read_guest_virt(struct x86_emulate_ctxt *ctxt,
165 gva_t addr, void *val, unsigned int bytes,
166 struct x86_exception *exception);
167
6a4d7550
NHE
168int kvm_write_guest_virt_system(struct x86_emulate_ctxt *ctxt,
169 gva_t addr, void *val, unsigned int bytes,
170 struct x86_exception *exception);
171
19efffa2 172void kvm_vcpu_mtrr_init(struct kvm_vcpu *vcpu);
ff53604b 173u8 kvm_mtrr_get_guest_memory_type(struct kvm_vcpu *vcpu, gfn_t gfn);
4566654b 174bool kvm_mtrr_valid(struct kvm_vcpu *vcpu, u32 msr, u64 data);
ff53604b
XG
175int kvm_mtrr_set_msr(struct kvm_vcpu *vcpu, u32 msr, u64 data);
176int kvm_mtrr_get_msr(struct kvm_vcpu *vcpu, u32 msr, u64 *pdata);
6a39bbc5
XG
177bool kvm_mtrr_check_gfn_range_consistency(struct kvm_vcpu *vcpu, gfn_t gfn,
178 int page_num);
52004014 179bool kvm_vector_hashing_enabled(void);
4566654b 180
d91cab78
DH
181#define KVM_SUPPORTED_XCR0 (XFEATURE_MASK_FP | XFEATURE_MASK_SSE \
182 | XFEATURE_MASK_YMM | XFEATURE_MASK_BNDREGS \
17a511f8
HH
183 | XFEATURE_MASK_BNDCSR | XFEATURE_MASK_AVX512 \
184 | XFEATURE_MASK_PKRU)
00b27a3e
AK
185extern u64 host_xcr0;
186
4ff41732
PB
187extern u64 kvm_supported_xcr0(void);
188
9ed96e87
MT
189extern unsigned int min_timer_period_us;
190
d0659d94
MT
191extern unsigned int lapic_timer_advance_ns;
192
54e9818f 193extern struct static_key kvm_no_apic_vcpu;
b51012de 194
8d93c874
MT
195static inline u64 nsec_to_cycles(struct kvm_vcpu *vcpu, u64 nsec)
196{
197 return pvclock_scale_delta(nsec, vcpu->arch.virtual_tsc_mult,
198 vcpu->arch.virtual_tsc_shift);
199}
200
b51012de
PB
201/* Same "calling convention" as do_div:
202 * - divide (n << 32) by base
203 * - put result in n
204 * - return remainder
205 */
206#define do_shl32_div32(n, base) \
207 ({ \
208 u32 __quot, __rem; \
209 asm("divl %2" : "=a" (__quot), "=d" (__rem) \
210 : "rm" (base), "0" (0), "1" ((u32) n)); \
211 n = __quot; \
212 __rem; \
213 })
214
26eef70c 215#endif