]> git.proxmox.com Git - mirror_ubuntu-bionic-kernel.git/blame - arch/x86/kvm/x86_emulate.c
projects / mirror_ubuntu-bionic-kernel.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
KVM: x86 emulator: add syscall emulation
[mirror_ubuntu-bionic-kernel.git] / arch / x86 / kvm / x86_emulate.c
CommitLineData
6aa8b732
AK		 1/******************************************************************************
2 * x86_emulate.c
3 *
4 * Generic x86 (32-bit and 64-bit) instruction decoder and emulator.
5 *
6 * Copyright (c) 2005 Keir Fraser
7 *
8 * Linux coding style, mod r/m decoder, segment base fixes, real-mode
dcc0766b 9 * privileged instructions:
6aa8b732
AK		 10 *
11 * Copyright (C) 2006 Qumranet
12 *
13 * Avi Kivity <avi@qumranet.com>
14 * Yaniv Kamay <yaniv@qumranet.com>
15 *
16 * This work is licensed under the terms of the GNU GPL, version 2. See
17 * the COPYING file in the top-level directory.
18 *
19 * From: xen-unstable 10676:af9809f51f81a3c43f276f00c81a52ef558afda4
20 */
21
22#ifndef __KERNEL__
23#include <stdio.h>
24#include <stdint.h>
25#include <public/xen.h>
d77c26fc 26#define DPRINTF(_f, _a ...) printf(_f , ## _a)
6aa8b732 27#else
edf88417 28#include <linux/kvm_host.h>
5fdbf976 29#include "kvm_cache_regs.h"
6aa8b732
AK		 30#define DPRINTF(x...) do {} while (0)
31#endif
6aa8b732 32#include <linux/module.h>
edf88417 33#include <asm/kvm_x86_emulate.h>
6aa8b732 34
e99f0507
AP		 35#include "mmu.h" /* for is_long_mode() */
36
6aa8b732
AK		 37/*
38 * Opcode effective-address decode tables.
39 * Note that we only emulate instructions that have at least one memory
40 * operand (excluding implicit stack references). We assume that stack
41 * references and instruction fetches will never occur in special memory
42 * areas that require emulation. So, for example, 'mov <imm>,<reg>' need
43 * not be handled.
44 */
45
46/* Operand sizes: 8-bit operands or specified/overridden size. */
47#define ByteOp (1<<0) /* 8-bit operands. */
48/* Destination operand type. */
49#define ImplicitOps (1<<1) /* Implicit in opcode. No generic decode. */
50#define DstReg (2<<1) /* Register operand. */
51#define DstMem (3<<1) /* Memory operand. */
9c9fddd0
GT		 52#define DstAcc (4<<1) /* Destination Accumulator */
53#define DstMask (7<<1)
6aa8b732 54/* Source operand type. */
9c9fddd0
GT		 55#define SrcNone (0<<4) /* No source operand. */
56#define SrcImplicit (0<<4) /* Source operand is implicit in the opcode. */
57#define SrcReg (1<<4) /* Register operand. */
58#define SrcMem (2<<4) /* Memory operand. */
59#define SrcMem16 (3<<4) /* Memory operand (16-bit). */
60#define SrcMem32 (4<<4) /* Memory operand (32-bit). */
61#define SrcImm (5<<4) /* Immediate operand. */
62#define SrcImmByte (6<<4) /* 8-bit sign-extended immediate operand. */
bfcadf83 63#define SrcOne (7<<4) /* Implied '1' */
341de7e3 64#define SrcImmUByte (8<<4) /* 8-bit unsigned immediate operand. */
c9eaf20f 65#define SrcImmU (9<<4) /* Immediate operand, unsigned */
341de7e3 66#define SrcMask (0xf<<4)
6aa8b732 67/* Generic ModRM decode. */
341de7e3 68#define ModRM (1<<8)
6aa8b732 69/* Destination is only written; never read. */
341de7e3
GN		 70#define Mov (1<<9)
71#define BitOp (1<<10)
72#define MemAbs (1<<11) /* Memory operand is absolute displacement */
9c9fddd0
GT		 73#define String (1<<12) /* String instruction (rep capable) */
74#define Stack (1<<13) /* Stack instruction (push/pop) */
e09d082c
AK		 75#define Group (1<<14) /* Bits 3:5 of modrm byte extend opcode */
76#define GroupDual (1<<15) /* Alternate decoding of mod == 3 */
77#define GroupMask 0xff /* Group number stored in bits 0:7 */
0dc8d10f
GT		 78/* Source 2 operand type */
79#define Src2None (0<<29)
80#define Src2CL (1<<29)
81#define Src2ImmByte (2<<29)
82#define Src2One (3<<29)
a5f868bd 83#define Src2Imm16 (4<<29)
0dc8d10f 84#define Src2Mask (7<<29)
6aa8b732 85
43bb19cd 86enum {
1d6ad207 87 Group1_80, Group1_81, Group1_82, Group1_83,
d95058a1 88 Group1A, Group3_Byte, Group3, Group4, Group5, Group7,
43bb19cd
AK		 89};
90
45ed60b3 91static u32 opcode_table[256] = {
6aa8b732
AK		 92 /* 0x00 - 0x07 */
93 ByteOp | DstMem | SrcReg | ModRM, DstMem | SrcReg | ModRM,
94 ByteOp | DstReg | SrcMem | ModRM, DstReg | SrcMem | ModRM,
291fd39b 95 ByteOp | DstAcc | SrcImm, DstAcc | SrcImm, 0, 0,
6aa8b732
AK		 96 /* 0x08 - 0x0F */
97 ByteOp | DstMem | SrcReg | ModRM, DstMem | SrcReg | ModRM,
98 ByteOp | DstReg | SrcMem | ModRM, DstReg | SrcMem | ModRM,
99 0, 0, 0, 0,
100 /* 0x10 - 0x17 */
101 ByteOp | DstMem | SrcReg | ModRM, DstMem | SrcReg | ModRM,
102 ByteOp | DstReg | SrcMem | ModRM, DstReg | SrcMem | ModRM,
103 0, 0, 0, 0,
104 /* 0x18 - 0x1F */
105 ByteOp | DstMem | SrcReg | ModRM, DstMem | SrcReg | ModRM,
106 ByteOp | DstReg | SrcMem | ModRM, DstReg | SrcMem | ModRM,
107 0, 0, 0, 0,
108 /* 0x20 - 0x27 */
109 ByteOp | DstMem | SrcReg | ModRM, DstMem | SrcReg | ModRM,
110 ByteOp | DstReg | SrcMem | ModRM, DstReg | SrcMem | ModRM,
aa3a816b 111 DstAcc | SrcImmByte, DstAcc | SrcImm, 0, 0,
6aa8b732
AK		 112 /* 0x28 - 0x2F */
113 ByteOp | DstMem | SrcReg | ModRM, DstMem | SrcReg | ModRM,
114 ByteOp | DstReg | SrcMem | ModRM, DstReg | SrcMem | ModRM,
115 0, 0, 0, 0,
116 /* 0x30 - 0x37 */
117 ByteOp | DstMem | SrcReg | ModRM, DstMem | SrcReg | ModRM,
118 ByteOp | DstReg | SrcMem | ModRM, DstReg | SrcMem | ModRM,
119 0, 0, 0, 0,
120 /* 0x38 - 0x3F */
121 ByteOp | DstMem | SrcReg | ModRM, DstMem | SrcReg | ModRM,
122 ByteOp | DstReg | SrcMem | ModRM, DstReg | SrcMem | ModRM,
8a9fee67
GT		 123 ByteOp | DstAcc | SrcImm, DstAcc | SrcImm,
124 0, 0,
d77a2507 125 /* 0x40 - 0x47 */
33615aa9 126 DstReg, DstReg, DstReg, DstReg, DstReg, DstReg, DstReg, DstReg,
d77a2507 127 /* 0x48 - 0x4F */
33615aa9 128 DstReg, DstReg, DstReg, DstReg, DstReg, DstReg, DstReg, DstReg,
7f0aaee0 129 /* 0x50 - 0x57 */
6e3d5dfb
AK		 130 SrcReg | Stack, SrcReg | Stack, SrcReg | Stack, SrcReg | Stack,
131 SrcReg | Stack, SrcReg | Stack, SrcReg | Stack, SrcReg | Stack,
7f0aaee0 132 /* 0x58 - 0x5F */
6e3d5dfb
AK		 133 DstReg | Stack, DstReg | Stack, DstReg | Stack, DstReg | Stack,
134 DstReg | Stack, DstReg | Stack, DstReg | Stack, DstReg | Stack,
7d316911 135 /* 0x60 - 0x67 */
6aa8b732 136 0, 0, 0, DstReg | SrcMem32 | ModRM | Mov /* movsxd (x86/64) */ ,
7d316911
NK		 137 0, 0, 0, 0,
138 /* 0x68 - 0x6F */
91ed7a0e 139 SrcImm | Mov | Stack, 0, SrcImmByte | Mov | Stack, 0,
e70669ab
LV		 140 SrcNone | ByteOp | ImplicitOps, SrcNone | ImplicitOps, /* insb, insw/insd */
141 SrcNone | ByteOp | ImplicitOps, SrcNone | ImplicitOps, /* outsb, outsw/outsd */
55bebde4 142 /* 0x70 - 0x77 */
b2833e3c
GN		 143 SrcImmByte, SrcImmByte, SrcImmByte, SrcImmByte,
144 SrcImmByte, SrcImmByte, SrcImmByte, SrcImmByte,
55bebde4 145 /* 0x78 - 0x7F */
b2833e3c
GN		 146 SrcImmByte, SrcImmByte, SrcImmByte, SrcImmByte,
147 SrcImmByte, SrcImmByte, SrcImmByte, SrcImmByte,
6aa8b732 148 /* 0x80 - 0x87 */
1d6ad207
AK		 149 Group | Group1_80, Group | Group1_81,
150 Group | Group1_82, Group | Group1_83,
6aa8b732
AK		 151 ByteOp | DstMem | SrcReg | ModRM, DstMem | SrcReg | ModRM,
152 ByteOp | DstMem | SrcReg | ModRM, DstMem | SrcReg | ModRM,
153 /* 0x88 - 0x8F */
154 ByteOp | DstMem | SrcReg | ModRM | Mov, DstMem | SrcReg | ModRM | Mov,
155 ByteOp | DstReg | SrcMem | ModRM | Mov, DstReg | SrcMem | ModRM | Mov,
38d5bc6d 156 DstMem | SrcReg | ModRM | Mov, ModRM | DstReg,
4257198a 157 DstReg | SrcMem | ModRM | Mov, Group | Group1A,
b13354f8
MG		 158 /* 0x90 - 0x97 */
159 DstReg, DstReg, DstReg, DstReg, DstReg, DstReg, DstReg, DstReg,
160 /* 0x98 - 0x9F */
0654169e
GN		 161 0, 0, SrcImm | Src2Imm16, 0,
162 ImplicitOps | Stack, ImplicitOps | Stack, 0, 0,
6aa8b732 163 /* 0xA0 - 0xA7 */
c7e75a3d
AK		 164 ByteOp | DstReg | SrcMem | Mov | MemAbs, DstReg | SrcMem | Mov | MemAbs,
165 ByteOp | DstMem | SrcReg | Mov | MemAbs, DstMem | SrcReg | Mov | MemAbs,
b9fa9d6b
AK		 166 ByteOp | ImplicitOps | Mov | String, ImplicitOps | Mov | String,
167 ByteOp | ImplicitOps | String, ImplicitOps | String,
6aa8b732 168 /* 0xA8 - 0xAF */
b9fa9d6b
AK		 169 0, 0, ByteOp | ImplicitOps | Mov | String, ImplicitOps | Mov | String,
170 ByteOp | ImplicitOps | Mov | String, ImplicitOps | Mov | String,
171 ByteOp | ImplicitOps | String, ImplicitOps | String,
a5e2e82b
MG		 172 /* 0xB0 - 0xB7 */
173 ByteOp | DstReg | SrcImm | Mov, ByteOp | DstReg | SrcImm | Mov,
174 ByteOp | DstReg | SrcImm | Mov, ByteOp | DstReg | SrcImm | Mov,
175 ByteOp | DstReg | SrcImm | Mov, ByteOp | DstReg | SrcImm | Mov,
176 ByteOp | DstReg | SrcImm | Mov, ByteOp | DstReg | SrcImm | Mov,
177 /* 0xB8 - 0xBF */
178 DstReg | SrcImm | Mov, DstReg | SrcImm | Mov,
179 DstReg | SrcImm | Mov, DstReg | SrcImm | Mov,
180 DstReg | SrcImm | Mov, DstReg | SrcImm | Mov,
181 DstReg | SrcImm | Mov, DstReg | SrcImm | Mov,
6aa8b732 182 /* 0xC0 - 0xC7 */
d9413cd7 183 ByteOp | DstMem | SrcImm | ModRM, DstMem | SrcImmByte | ModRM,
6e3d5dfb 184 0, ImplicitOps | Stack, 0, 0,
d9413cd7 185 ByteOp | DstMem | SrcImm | ModRM | Mov, DstMem | SrcImm | ModRM | Mov,
6aa8b732 186 /* 0xC8 - 0xCF */
e637b823
GN		 187 0, 0, 0, ImplicitOps | Stack,
188 ImplicitOps, SrcImmByte, ImplicitOps, ImplicitOps,
6aa8b732
AK		 189 /* 0xD0 - 0xD7 */
190 ByteOp | DstMem | SrcImplicit | ModRM, DstMem | SrcImplicit | ModRM,
191 ByteOp | DstMem | SrcImplicit | ModRM, DstMem | SrcImplicit | ModRM,
192 0, 0, 0, 0,
193 /* 0xD8 - 0xDF */
194 0, 0, 0, 0, 0, 0, 0, 0,
098c937b 195 /* 0xE0 - 0xE7 */
a6a3034c 196 0, 0, 0, 0,
84ce66a6
GN		 197 ByteOp | SrcImmUByte, SrcImmUByte,
198 ByteOp | SrcImmUByte, SrcImmUByte,
098c937b 199 /* 0xE8 - 0xEF */
d53c4777 200 SrcImm | Stack, SrcImm | ImplicitOps,
ee3d29e8 201 SrcImmU | Src2Imm16, SrcImmByte | ImplicitOps,
a6a3034c
MG		 202 SrcNone | ByteOp | ImplicitOps, SrcNone | ImplicitOps,
203 SrcNone | ByteOp | ImplicitOps, SrcNone | ImplicitOps,
6aa8b732
AK		 204 /* 0xF0 - 0xF7 */
205 0, 0, 0, 0,
7d858a19 206 ImplicitOps, ImplicitOps, Group | Group3_Byte, Group | Group3,
6aa8b732 207 /* 0xF8 - 0xFF */
b284be57 208 ImplicitOps, 0, ImplicitOps, ImplicitOps,
fb4616f4 209 ImplicitOps, ImplicitOps, Group | Group4, Group | Group5,
6aa8b732
AK		 210};
211
45ed60b3 212static u32 twobyte_table[256] = {
6aa8b732 213 /* 0x00 - 0x0F */
e99f0507 214 0, Group | GroupDual | Group7, 0, 0, 0, ImplicitOps, ImplicitOps, 0,
651a3e29 215 ImplicitOps, ImplicitOps, 0, 0, 0, ImplicitOps | ModRM, 0, 0,
6aa8b732
AK		 216 /* 0x10 - 0x1F */
217 0, 0, 0, 0, 0, 0, 0, 0, ImplicitOps | ModRM, 0, 0, 0, 0, 0, 0, 0,
218 /* 0x20 - 0x2F */
219 ModRM | ImplicitOps, ModRM, ModRM | ImplicitOps, ModRM, 0, 0, 0, 0,
220 0, 0, 0, 0, 0, 0, 0, 0,
221 /* 0x30 - 0x3F */
e99f0507
AP		 222 ImplicitOps, 0, ImplicitOps, 0,
223 ImplicitOps, ImplicitOps, 0, 0,
224 0, 0, 0, 0, 0, 0, 0, 0,
6aa8b732
AK		 225 /* 0x40 - 0x47 */
226 DstReg | SrcMem | ModRM | Mov, DstReg | SrcMem | ModRM | Mov,
227 DstReg | SrcMem | ModRM | Mov, DstReg | SrcMem | ModRM | Mov,
228 DstReg | SrcMem | ModRM | Mov, DstReg | SrcMem | ModRM | Mov,
229 DstReg | SrcMem | ModRM | Mov, DstReg | SrcMem | ModRM | Mov,
230 /* 0x48 - 0x4F */
231 DstReg | SrcMem | ModRM | Mov, DstReg | SrcMem | ModRM | Mov,
232 DstReg | SrcMem | ModRM | Mov, DstReg | SrcMem | ModRM | Mov,
233 DstReg | SrcMem | ModRM | Mov, DstReg | SrcMem | ModRM | Mov,
234 DstReg | SrcMem | ModRM | Mov, DstReg | SrcMem | ModRM | Mov,
235 /* 0x50 - 0x5F */
236 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
237 /* 0x60 - 0x6F */
238 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
239 /* 0x70 - 0x7F */
240 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
241 /* 0x80 - 0x8F */
b2833e3c
GN		 242 SrcImm, SrcImm, SrcImm, SrcImm, SrcImm, SrcImm, SrcImm, SrcImm,
243 SrcImm, SrcImm, SrcImm, SrcImm, SrcImm, SrcImm, SrcImm, SrcImm,
6aa8b732
AK		 244 /* 0x90 - 0x9F */
245 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
246 /* 0xA0 - 0xA7 */
9bf8ea42
GT		 247 0, 0, 0, DstMem | SrcReg | ModRM | BitOp,
248 DstMem | SrcReg | Src2ImmByte | ModRM,
249 DstMem | SrcReg | Src2CL | ModRM, 0, 0,
6aa8b732 250 /* 0xA8 - 0xAF */
9bf8ea42
GT		 251 0, 0, 0, DstMem | SrcReg | ModRM | BitOp,
252 DstMem | SrcReg | Src2ImmByte | ModRM,
253 DstMem | SrcReg | Src2CL | ModRM,
254 ModRM, 0,
6aa8b732
AK		 255 /* 0xB0 - 0xB7 */
256 ByteOp | DstMem | SrcReg | ModRM, DstMem | SrcReg | ModRM, 0,
038e51de 257 DstMem | SrcReg | ModRM | BitOp,
6aa8b732
AK		 258 0, 0, ByteOp | DstReg | SrcMem | ModRM | Mov,
259 DstReg | SrcMem16 | ModRM | Mov,
260 /* 0xB8 - 0xBF */
038e51de 261 0, 0, DstMem | SrcImmByte | ModRM, DstMem | SrcReg | ModRM | BitOp,
6aa8b732
AK		 262 0, 0, ByteOp | DstReg | SrcMem | ModRM | Mov,
263 DstReg | SrcMem16 | ModRM | Mov,
264 /* 0xC0 - 0xCF */
a012e65a
SY		 265 0, 0, 0, DstMem | SrcReg | ModRM | Mov, 0, 0, 0, ImplicitOps | ModRM,
266 0, 0, 0, 0, 0, 0, 0, 0,
6aa8b732
AK		 267 /* 0xD0 - 0xDF */
268 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
269 /* 0xE0 - 0xEF */
270 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
271 /* 0xF0 - 0xFF */
272 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
273};
274
45ed60b3 275static u32 group_table[] = {
1d6ad207
AK		 276 [Group1_80*8] =
277 ByteOp | DstMem | SrcImm | ModRM, ByteOp | DstMem | SrcImm | ModRM,
278 ByteOp | DstMem | SrcImm | ModRM, ByteOp | DstMem | SrcImm | ModRM,
279 ByteOp | DstMem | SrcImm | ModRM, ByteOp | DstMem | SrcImm | ModRM,
280 ByteOp | DstMem | SrcImm | ModRM, ByteOp | DstMem | SrcImm | ModRM,
281 [Group1_81*8] =
282 DstMem | SrcImm | ModRM, DstMem | SrcImm | ModRM,
283 DstMem | SrcImm | ModRM, DstMem | SrcImm | ModRM,
284 DstMem | SrcImm | ModRM, DstMem | SrcImm | ModRM,
285 DstMem | SrcImm | ModRM, DstMem | SrcImm | ModRM,
286 [Group1_82*8] =
287 ByteOp | DstMem | SrcImm | ModRM, ByteOp | DstMem | SrcImm | ModRM,
288 ByteOp | DstMem | SrcImm | ModRM, ByteOp | DstMem | SrcImm | ModRM,
289 ByteOp | DstMem | SrcImm | ModRM, ByteOp | DstMem | SrcImm | ModRM,
290 ByteOp | DstMem | SrcImm | ModRM, ByteOp | DstMem | SrcImm | ModRM,
291 [Group1_83*8] =
292 DstMem | SrcImmByte | ModRM, DstMem | SrcImmByte | ModRM,
293 DstMem | SrcImmByte | ModRM, DstMem | SrcImmByte | ModRM,
294 DstMem | SrcImmByte | ModRM, DstMem | SrcImmByte | ModRM,
295 DstMem | SrcImmByte | ModRM, DstMem | SrcImmByte | ModRM,
43bb19cd
AK		 296 [Group1A*8] =
297 DstMem | SrcNone | ModRM | Mov | Stack, 0, 0, 0, 0, 0, 0, 0,
7d858a19
AK		 298 [Group3_Byte*8] =
299 ByteOp | SrcImm | DstMem | ModRM, 0,
300 ByteOp | DstMem | SrcNone | ModRM, ByteOp | DstMem | SrcNone | ModRM,
301 0, 0, 0, 0,
302 [Group3*8] =
41afa025 303 DstMem | SrcImm | ModRM, 0,
6eb06cb2 304 DstMem | SrcNone | ModRM, DstMem | SrcNone | ModRM,
7d858a19 305 0, 0, 0, 0,
fd60754e
AK		 306 [Group4*8] =
307 ByteOp | DstMem | SrcNone | ModRM, ByteOp | DstMem | SrcNone | ModRM,
308 0, 0, 0, 0, 0, 0,
309 [Group5*8] =
d19292e4
MG		 310 DstMem | SrcNone | ModRM, DstMem | SrcNone | ModRM,
311 SrcMem | ModRM | Stack, 0,
ef46f18e 312 SrcMem | ModRM | Stack, 0, SrcMem | ModRM | Stack, 0,
d95058a1
AK		 313 [Group7*8] =
314 0, 0, ModRM | SrcMem, ModRM | SrcMem,
16286d08
AK		 315 SrcNone | ModRM | DstMem | Mov, 0,
316 SrcMem16 | ModRM | Mov, SrcMem | ModRM | ByteOp,
e09d082c
AK		 317};
318
45ed60b3 319static u32 group2_table[] = {
d95058a1 320 [Group7*8] =
fbce554e 321 SrcNone | ModRM, 0, 0, SrcNone | ModRM,
16286d08
AK		 322 SrcNone | ModRM | DstMem | Mov, 0,
323 SrcMem16 | ModRM | Mov, 0,
e09d082c
AK		 324};
325
6aa8b732 326/* EFLAGS bit definitions. */
b1d86143
AP		 327#define EFLG_VM (1<<17)
328#define EFLG_RF (1<<16)
6aa8b732
AK		 329#define EFLG_OF (1<<11)
330#define EFLG_DF (1<<10)
b1d86143 331#define EFLG_IF (1<<9)
6aa8b732
AK		 332#define EFLG_SF (1<<7)
333#define EFLG_ZF (1<<6)
334#define EFLG_AF (1<<4)
335#define EFLG_PF (1<<2)
336#define EFLG_CF (1<<0)
337
338/*
339 * Instruction emulation:
340 * Most instructions are emulated directly via a fragment of inline assembly
341 * code. This allows us to save/restore EFLAGS and thus very easily pick up
342 * any modified flags.
343 */
344
05b3e0c2 345#if defined(CONFIG_X86_64)
6aa8b732
AK		 346#define _LO32 "k" /* force 32-bit operand */
347#define _STK "%%rsp" /* stack pointer */
348#elif defined(__i386__)
349#define _LO32 "" /* force 32-bit operand */
350#define _STK "%%esp" /* stack pointer */
351#endif
352
353/*
354 * These EFLAGS bits are restored from saved value during emulation, and
355 * any changes are written back to the saved value after emulation.
356 */
357#define EFLAGS_MASK (EFLG_OF|EFLG_SF|EFLG_ZF|EFLG_AF|EFLG_PF|EFLG_CF)
358
359/* Before executing instruction: restore necessary bits in EFLAGS. */
e934c9c1
AK		 360#define _PRE_EFLAGS(_sav, _msk, _tmp) \
361 /* EFLAGS = (_sav & _msk) | (EFLAGS & ~_msk); _sav &= ~_msk; */ \
362 "movl %"_sav",%"_LO32 _tmp"; " \
363 "push %"_tmp"; " \
364 "push %"_tmp"; " \
365 "movl %"_msk",%"_LO32 _tmp"; " \
366 "andl %"_LO32 _tmp",("_STK"); " \
367 "pushf; " \
368 "notl %"_LO32 _tmp"; " \
369 "andl %"_LO32 _tmp",("_STK"); " \
370 "andl %"_LO32 _tmp","__stringify(BITS_PER_LONG/4)"("_STK"); " \
371 "pop %"_tmp"; " \
372 "orl %"_LO32 _tmp",("_STK"); " \
373 "popf; " \
374 "pop %"_sav"; "
6aa8b732
AK		 375
376/* After executing instruction: write-back necessary bits in EFLAGS. */
377#define _POST_EFLAGS(_sav, _msk, _tmp) \
378 /* _sav |= EFLAGS & _msk; */ \
379 "pushf; " \
380 "pop %"_tmp"; " \
381 "andl %"_msk",%"_LO32 _tmp"; " \
382 "orl %"_LO32 _tmp",%"_sav"; "
383
dda96d8f
AK		 384#ifdef CONFIG_X86_64
385#define ON64(x) x
386#else
387#define ON64(x)
388#endif
389
6b7ad61f
AK		 390#define ____emulate_2op(_op, _src, _dst, _eflags, _x, _y, _suffix) \
391 do { \
392 __asm__ __volatile__ ( \
393 _PRE_EFLAGS("0", "4", "2") \
394 _op _suffix " %"_x"3,%1; " \
395 _POST_EFLAGS("0", "4", "2") \
396 : "=m" (_eflags), "=m" ((_dst).val), \
397 "=&r" (_tmp) \
398 : _y ((_src).val), "i" (EFLAGS_MASK)); \
f3fd92fb 399 } while (0)
6b7ad61f
AK		 400
401
6aa8b732
AK		 402/* Raw emulation: instruction has two explicit operands. */
403#define __emulate_2op_nobyte(_op,_src,_dst,_eflags,_wx,_wy,_lx,_ly,_qx,_qy) \
6b7ad61f
AK		 404 do { \
405 unsigned long _tmp; \
406 \
407 switch ((_dst).bytes) { \
408 case 2: \
409 ____emulate_2op(_op,_src,_dst,_eflags,_wx,_wy,"w"); \
410 break; \
411 case 4: \
412 ____emulate_2op(_op,_src,_dst,_eflags,_lx,_ly,"l"); \
413 break; \
414 case 8: \
415 ON64(____emulate_2op(_op,_src,_dst,_eflags,_qx,_qy,"q")); \
416 break; \
417 } \
6aa8b732
AK		 418 } while (0)
419
420#define __emulate_2op(_op,_src,_dst,_eflags,_bx,_by,_wx,_wy,_lx,_ly,_qx,_qy) \
421 do { \
6b7ad61f 422 unsigned long _tmp; \
d77c26fc 423 switch ((_dst).bytes) { \
6aa8b732 424 case 1: \
6b7ad61f 425 ____emulate_2op(_op,_src,_dst,_eflags,_bx,_by,"b"); \
6aa8b732
AK		 426 break; \
427 default: \
428 __emulate_2op_nobyte(_op, _src, _dst, _eflags, \
429 _wx, _wy, _lx, _ly, _qx, _qy); \
430 break; \
431 } \
432 } while (0)
433
434/* Source operand is byte-sized and may be restricted to just %cl. */
435#define emulate_2op_SrcB(_op, _src, _dst, _eflags) \
436 __emulate_2op(_op, _src, _dst, _eflags, \
437 "b", "c", "b", "c", "b", "c", "b", "c")
438
439/* Source operand is byte, word, long or quad sized. */
440#define emulate_2op_SrcV(_op, _src, _dst, _eflags) \
441 __emulate_2op(_op, _src, _dst, _eflags, \
442 "b", "q", "w", "r", _LO32, "r", "", "r")
443
444/* Source operand is word, long or quad sized. */
445#define emulate_2op_SrcV_nobyte(_op, _src, _dst, _eflags) \
446 __emulate_2op_nobyte(_op, _src, _dst, _eflags, \
447 "w", "r", _LO32, "r", "", "r")
448
d175226a
GT		 449/* Instruction has three operands and one operand is stored in ECX register */
450#define __emulate_2op_cl(_op, _cl, _src, _dst, _eflags, _suffix, _type) \
451 do { \
452 unsigned long _tmp; \
453 _type _clv = (_cl).val; \
454 _type _srcv = (_src).val; \
455 _type _dstv = (_dst).val; \
456 \
457 __asm__ __volatile__ ( \
458 _PRE_EFLAGS("0", "5", "2") \
459 _op _suffix " %4,%1 \n" \
460 _POST_EFLAGS("0", "5", "2") \
461 : "=m" (_eflags), "+r" (_dstv), "=&r" (_tmp) \
462 : "c" (_clv) , "r" (_srcv), "i" (EFLAGS_MASK) \
463 ); \
464 \
465 (_cl).val = (unsigned long) _clv; \
466 (_src).val = (unsigned long) _srcv; \
467 (_dst).val = (unsigned long) _dstv; \
468 } while (0)
469
470#define emulate_2op_cl(_op, _cl, _src, _dst, _eflags) \
471 do { \
472 switch ((_dst).bytes) { \
473 case 2: \
474 __emulate_2op_cl(_op, _cl, _src, _dst, _eflags, \
475 "w", unsigned short); \
476 break; \
477 case 4: \
478 __emulate_2op_cl(_op, _cl, _src, _dst, _eflags, \
479 "l", unsigned int); \
480 break; \
481 case 8: \
482 ON64(__emulate_2op_cl(_op, _cl, _src, _dst, _eflags, \
483 "q", unsigned long)); \
484 break; \
485 } \
486 } while (0)
487
dda96d8f 488#define __emulate_1op(_op, _dst, _eflags, _suffix) \
6aa8b732
AK		 489 do { \
490 unsigned long _tmp; \
491 \
dda96d8f
AK		 492 __asm__ __volatile__ ( \
493 _PRE_EFLAGS("0", "3", "2") \
494 _op _suffix " %1; " \
495 _POST_EFLAGS("0", "3", "2") \
496 : "=m" (_eflags), "+m" ((_dst).val), \
497 "=&r" (_tmp) \
498 : "i" (EFLAGS_MASK)); \
499 } while (0)
500
501/* Instruction has only one explicit operand (no source operand). */
502#define emulate_1op(_op, _dst, _eflags) \
503 do { \
d77c26fc 504 switch ((_dst).bytes) { \
dda96d8f
AK		 505 case 1: __emulate_1op(_op, _dst, _eflags, "b"); break; \
506 case 2: __emulate_1op(_op, _dst, _eflags, "w"); break; \
507 case 4: __emulate_1op(_op, _dst, _eflags, "l"); break; \
508 case 8: ON64(__emulate_1op(_op, _dst, _eflags, "q")); break; \
6aa8b732
AK		 509 } \
510 } while (0)
511
6aa8b732
AK		 512/* Fetch next part of the instruction being emulated. */
513#define insn_fetch(_type, _size, _eip) \
514({ unsigned long _x; \
62266869 515 rc = do_insn_fetch(ctxt, ops, (_eip), &_x, (_size)); \
d77c26fc 516 if (rc != 0) \
6aa8b732
AK		 517 goto done; \
518 (_eip) += (_size); \
519 (_type)_x; \
520})
521
ddcb2885
HH		 522static inline unsigned long ad_mask(struct decode_cache *c)
523{
524 return (1UL << (c->ad_bytes << 3)) - 1;
525}
526
6aa8b732 527/* Access/update address held in a register, based on addressing mode. */
e4706772
HH		 528static inline unsigned long
529address_mask(struct decode_cache *c, unsigned long reg)
530{
531 if (c->ad_bytes == sizeof(unsigned long))
532 return reg;
533 else
534 return reg & ad_mask(c);
535}
536
537static inline unsigned long
538register_address(struct decode_cache *c, unsigned long base, unsigned long reg)
539{
540 return base + address_mask(c, reg);
541}
542
7a957275
HH		 543static inline void
544register_address_increment(struct decode_cache *c, unsigned long *reg, int inc)
545{
546 if (c->ad_bytes == sizeof(unsigned long))
547 *reg += inc;
548 else
549 *reg = (*reg & ~ad_mask(c)) | ((*reg + inc) & ad_mask(c));
550}
6aa8b732 551
7a957275
HH		 552static inline void jmp_rel(struct decode_cache *c, int rel)
553{
554 register_address_increment(c, &c->eip, rel);
555}
098c937b 556
7a5b56df
AK		 557static void set_seg_override(struct decode_cache *c, int seg)
558{
559 c->has_seg_override = true;
560 c->seg_override = seg;
561}
562
563static unsigned long seg_base(struct x86_emulate_ctxt *ctxt, int seg)
564{
565 if (ctxt->mode == X86EMUL_MODE_PROT64 && seg < VCPU_SREG_FS)
566 return 0;
567
568 return kvm_x86_ops->get_segment_base(ctxt->vcpu, seg);
569}
570
571static unsigned long seg_override_base(struct x86_emulate_ctxt *ctxt,
572 struct decode_cache *c)
573{
574 if (!c->has_seg_override)
575 return 0;
576
577 return seg_base(ctxt, c->seg_override);
578}
579
580static unsigned long es_base(struct x86_emulate_ctxt *ctxt)
581{
582 return seg_base(ctxt, VCPU_SREG_ES);
583}
584
585static unsigned long ss_base(struct x86_emulate_ctxt *ctxt)
586{
587 return seg_base(ctxt, VCPU_SREG_SS);
588}
589
62266869
AK		 590static int do_fetch_insn_byte(struct x86_emulate_ctxt *ctxt,
591 struct x86_emulate_ops *ops,
592 unsigned long linear, u8 *dest)
593{
594 struct fetch_cache *fc = &ctxt->decode.fetch;
595 int rc;
596 int size;
597
598 if (linear < fc->start || linear >= fc->end) {
599 size = min(15UL, PAGE_SIZE - offset_in_page(linear));
600 rc = ops->read_std(linear, fc->data, size, ctxt->vcpu);
601 if (rc)
602 return rc;
603 fc->start = linear;
604 fc->end = linear + size;
605 }
606 *dest = fc->data[linear - fc->start];
607 return 0;
608}
609
610static int do_insn_fetch(struct x86_emulate_ctxt *ctxt,
611 struct x86_emulate_ops *ops,
612 unsigned long eip, void *dest, unsigned size)
613{
614 int rc = 0;
615
616 eip += ctxt->cs_base;
617 while (size--) {
618 rc = do_fetch_insn_byte(ctxt, ops, eip++, dest++);
619 if (rc)
620 return rc;
621 }
622 return 0;
623}
624
1e3c5cb0
RR		 625/*
626 * Given the 'reg' portion of a ModRM byte, and a register block, return a
627 * pointer into the block that addresses the relevant register.
628 * @highbyte_regs specifies whether to decode AH,CH,DH,BH.
629 */
630static void *decode_register(u8 modrm_reg, unsigned long *regs,
631 int highbyte_regs)
6aa8b732
AK		 632{
633 void *p;
634
635 p = &regs[modrm_reg];
636 if (highbyte_regs && modrm_reg >= 4 && modrm_reg < 8)
637 p = (unsigned char *)&regs[modrm_reg & 3] + 1;
638 return p;
639}
640
641static int read_descriptor(struct x86_emulate_ctxt *ctxt,
642 struct x86_emulate_ops *ops,
643 void *ptr,
644 u16 *size, unsigned long *address, int op_bytes)
645{
646 int rc;
647
648 if (op_bytes == 2)
649 op_bytes = 3;
650 *address = 0;
cebff02b
LV		 651 rc = ops->read_std((unsigned long)ptr, (unsigned long *)size, 2,
652 ctxt->vcpu);
6aa8b732
AK		 653 if (rc)
654 return rc;
cebff02b
LV		 655 rc = ops->read_std((unsigned long)ptr + 2, address, op_bytes,
656 ctxt->vcpu);
6aa8b732
AK		 657 return rc;
658}
659
bbe9abbd
NK		 660static int test_cc(unsigned int condition, unsigned int flags)
661{
662 int rc = 0;
663
664 switch ((condition & 15) >> 1) {
665 case 0: /* o */
666 rc |= (flags & EFLG_OF);
667 break;
668 case 1: /* b/c/nae */
669 rc |= (flags & EFLG_CF);
670 break;
671 case 2: /* z/e */
672 rc |= (flags & EFLG_ZF);
673 break;
674 case 3: /* be/na */
675 rc |= (flags & (EFLG_CF|EFLG_ZF));
676 break;
677 case 4: /* s */
678 rc |= (flags & EFLG_SF);
679 break;
680 case 5: /* p/pe */
681 rc |= (flags & EFLG_PF);
682 break;
683 case 7: /* le/ng */
684 rc |= (flags & EFLG_ZF);
685 /* fall through */
686 case 6: /* l/nge */
687 rc |= (!(flags & EFLG_SF) != !(flags & EFLG_OF));
688 break;
689 }
690
691 /* Odd condition identifiers (lsb == 1) have inverted sense. */
692 return (!!rc ^ (condition & 1));
693}
694
3c118e24
AK		 695static void decode_register_operand(struct operand *op,
696 struct decode_cache *c,
3c118e24
AK		 697 int inhibit_bytereg)
698{
33615aa9 699 unsigned reg = c->modrm_reg;
9f1ef3f8 700 int highbyte_regs = c->rex_prefix == 0;
33615aa9
AK		 701
702 if (!(c->d & ModRM))
703 reg = (c->b & 7) | ((c->rex_prefix & 1) << 3);
3c118e24
AK		 704 op->type = OP_REG;
705 if ((c->d & ByteOp) && !inhibit_bytereg) {
33615aa9 706 op->ptr = decode_register(reg, c->regs, highbyte_regs);
3c118e24
AK		 707 op->val = *(u8 *)op->ptr;
708 op->bytes = 1;
709 } else {
33615aa9 710 op->ptr = decode_register(reg, c->regs, 0);
3c118e24
AK		 711 op->bytes = c->op_bytes;
712 switch (op->bytes) {
713 case 2:
714 op->val = *(u16 *)op->ptr;
715 break;
716 case 4:
717 op->val = *(u32 *)op->ptr;
718 break;
719 case 8:
720 op->val = *(u64 *) op->ptr;
721 break;
722 }
723 }
724 op->orig_val = op->val;
725}
726
1c73ef66
AK		 727static int decode_modrm(struct x86_emulate_ctxt *ctxt,
728 struct x86_emulate_ops *ops)
729{
730 struct decode_cache *c = &ctxt->decode;
731 u8 sib;
f5b4edcd 732 int index_reg = 0, base_reg = 0, scale;
1c73ef66
AK		 733 int rc = 0;
734
735 if (c->rex_prefix) {
736 c->modrm_reg = (c->rex_prefix & 4) << 1; /* REX.R */
737 index_reg = (c->rex_prefix & 2) << 2; /* REX.X */
738 c->modrm_rm = base_reg = (c->rex_prefix & 1) << 3; /* REG.B */
739 }
740
741 c->modrm = insn_fetch(u8, 1, c->eip);
742 c->modrm_mod |= (c->modrm & 0xc0) >> 6;
743 c->modrm_reg |= (c->modrm & 0x38) >> 3;
744 c->modrm_rm |= (c->modrm & 0x07);
745 c->modrm_ea = 0;
746 c->use_modrm_ea = 1;
747
748 if (c->modrm_mod == 3) {
107d6d2e
AK		 749 c->modrm_ptr = decode_register(c->modrm_rm,
750 c->regs, c->d & ByteOp);
751 c->modrm_val = *(unsigned long *)c->modrm_ptr;
1c73ef66
AK		 752 return rc;
753 }
754
755 if (c->ad_bytes == 2) {
756 unsigned bx = c->regs[VCPU_REGS_RBX];
757 unsigned bp = c->regs[VCPU_REGS_RBP];
758 unsigned si = c->regs[VCPU_REGS_RSI];
759 unsigned di = c->regs[VCPU_REGS_RDI];
760
761 /* 16-bit ModR/M decode. */
762 switch (c->modrm_mod) {
763 case 0:
764 if (c->modrm_rm == 6)
765 c->modrm_ea += insn_fetch(u16, 2, c->eip);
766 break;
767 case 1:
768 c->modrm_ea += insn_fetch(s8, 1, c->eip);
769 break;
770 case 2:
771 c->modrm_ea += insn_fetch(u16, 2, c->eip);
772 break;
773 }
774 switch (c->modrm_rm) {
775 case 0:
776 c->modrm_ea += bx + si;
777 break;
778 case 1:
779 c->modrm_ea += bx + di;
780 break;
781 case 2:
782 c->modrm_ea += bp + si;
783 break;
784 case 3:
785 c->modrm_ea += bp + di;
786 break;
787 case 4:
788 c->modrm_ea += si;
789 break;
790 case 5:
791 c->modrm_ea += di;
792 break;
793 case 6:
794 if (c->modrm_mod != 0)
795 c->modrm_ea += bp;
796 break;
797 case 7:
798 c->modrm_ea += bx;
799 break;
800 }
801 if (c->modrm_rm == 2 || c->modrm_rm == 3 ||
802 (c->modrm_rm == 6 && c->modrm_mod != 0))
7a5b56df
AK		 803 if (!c->has_seg_override)
804 set_seg_override(c, VCPU_SREG_SS);
1c73ef66
AK		 805 c->modrm_ea = (u16)c->modrm_ea;
806 } else {
807 /* 32/64-bit ModR/M decode. */
84411d85 808 if ((c->modrm_rm & 7) == 4) {
1c73ef66
AK		 809 sib = insn_fetch(u8, 1, c->eip);
810 index_reg |= (sib >> 3) & 7;
811 base_reg |= sib & 7;
812 scale = sib >> 6;
813
dc71d0f1
AK		 814 if ((base_reg & 7) == 5 && c->modrm_mod == 0)
815 c->modrm_ea += insn_fetch(s32, 4, c->eip);
816 else
1c73ef66 817 c->modrm_ea += c->regs[base_reg];
dc71d0f1 818 if (index_reg != 4)
1c73ef66 819 c->modrm_ea += c->regs[index_reg] << scale;
84411d85
AK		 820 } else if ((c->modrm_rm & 7) == 5 && c->modrm_mod == 0) {
821 if (ctxt->mode == X86EMUL_MODE_PROT64)
f5b4edcd 822 c->rip_relative = 1;
84411d85 823 } else
1c73ef66 824 c->modrm_ea += c->regs[c->modrm_rm];
1c73ef66
AK		 825 switch (c->modrm_mod) {
826 case 0:
827 if (c->modrm_rm == 5)
828 c->modrm_ea += insn_fetch(s32, 4, c->eip);
829 break;
830 case 1:
831 c->modrm_ea += insn_fetch(s8, 1, c->eip);
832 break;
833 case 2:
834 c->modrm_ea += insn_fetch(s32, 4, c->eip);
835 break;
836 }
837 }
1c73ef66
AK		 838done:
839 return rc;
840}
841
842static int decode_abs(struct x86_emulate_ctxt *ctxt,
843 struct x86_emulate_ops *ops)
844{
845 struct decode_cache *c = &ctxt->decode;
846 int rc = 0;
847
848 switch (c->ad_bytes) {
849 case 2:
850 c->modrm_ea = insn_fetch(u16, 2, c->eip);
851 break;
852 case 4:
853 c->modrm_ea = insn_fetch(u32, 4, c->eip);
854 break;
855 case 8:
856 c->modrm_ea = insn_fetch(u64, 8, c->eip);
857 break;
858 }
859done:
860 return rc;
861}
862
6aa8b732 863int
8b4caf66 864x86_decode_insn(struct x86_emulate_ctxt *ctxt, struct x86_emulate_ops *ops)
6aa8b732 865{
e4e03ded 866 struct decode_cache *c = &ctxt->decode;
6aa8b732 867 int rc = 0;
6aa8b732 868 int mode = ctxt->mode;
e09d082c 869 int def_op_bytes, def_ad_bytes, group;
6aa8b732
AK		 870
871 /* Shadow copy of register state. Committed on successful emulation. */
6aa8b732 872
e4e03ded 873 memset(c, 0, sizeof(struct decode_cache));
5fdbf976 874 c->eip = kvm_rip_read(ctxt->vcpu);
7a5b56df 875 ctxt->cs_base = seg_base(ctxt, VCPU_SREG_CS);
ad312c7c 876 memcpy(c->regs, ctxt->vcpu->arch.regs, sizeof c->regs);
6aa8b732
AK		 877
878 switch (mode) {
879 case X86EMUL_MODE_REAL:
880 case X86EMUL_MODE_PROT16:
f21b8bf4 881 def_op_bytes = def_ad_bytes = 2;
6aa8b732
AK		 882 break;
883 case X86EMUL_MODE_PROT32:
f21b8bf4 884 def_op_bytes = def_ad_bytes = 4;
6aa8b732 885 break;
05b3e0c2 886#ifdef CONFIG_X86_64
6aa8b732 887 case X86EMUL_MODE_PROT64:
f21b8bf4
AK		 888 def_op_bytes = 4;
889 def_ad_bytes = 8;
6aa8b732
AK		 890 break;
891#endif
892 default:
893 return -1;
894 }
895
f21b8bf4
AK		 896 c->op_bytes = def_op_bytes;
897 c->ad_bytes = def_ad_bytes;
898
6aa8b732 899 /* Legacy prefixes. */
b4c6abfe 900 for (;;) {
e4e03ded 901 switch (c->b = insn_fetch(u8, 1, c->eip)) {
6aa8b732 902 case 0x66: /* operand-size override */
f21b8bf4
AK		 903 /* switch between 2/4 bytes */
904 c->op_bytes = def_op_bytes ^ 6;
6aa8b732
AK		 905 break;
906 case 0x67: /* address-size override */
907 if (mode == X86EMUL_MODE_PROT64)
e4e03ded 908 /* switch between 4/8 bytes */
f21b8bf4 909 c->ad_bytes = def_ad_bytes ^ 12;
6aa8b732 910 else
e4e03ded 911 /* switch between 2/4 bytes */
f21b8bf4 912 c->ad_bytes = def_ad_bytes ^ 6;
6aa8b732 913 break;
7a5b56df 914 case 0x26: /* ES override */
6aa8b732 915 case 0x2e: /* CS override */
7a5b56df 916 case 0x36: /* SS override */
6aa8b732 917 case 0x3e: /* DS override */
7a5b56df 918 set_seg_override(c, (c->b >> 3) & 3);
6aa8b732
AK		 919 break;
920 case 0x64: /* FS override */
6aa8b732 921 case 0x65: /* GS override */
7a5b56df 922 set_seg_override(c, c->b & 7);
6aa8b732 923 break;
b4c6abfe
LV		 924 case 0x40 ... 0x4f: /* REX */
925 if (mode != X86EMUL_MODE_PROT64)
926 goto done_prefixes;
33615aa9 927 c->rex_prefix = c->b;
b4c6abfe 928 continue;
6aa8b732 929 case 0xf0: /* LOCK */
e4e03ded 930 c->lock_prefix = 1;
6aa8b732 931 break;
ae6200ba 932 case 0xf2: /* REPNE/REPNZ */
90e0a28f
GT		 933 c->rep_prefix = REPNE_PREFIX;
934 break;
6aa8b732 935 case 0xf3: /* REP/REPE/REPZ */
90e0a28f 936 c->rep_prefix = REPE_PREFIX;
6aa8b732 937 break;
6aa8b732
AK		 938 default:
939 goto done_prefixes;
940 }
b4c6abfe
LV		 941
942 /* Any legacy prefix after a REX prefix nullifies its effect. */
943
33615aa9 944 c->rex_prefix = 0;
6aa8b732
AK		 945 }
946
947done_prefixes:
948
949 /* REX prefix. */
1c73ef66 950 if (c->rex_prefix)
33615aa9 951 if (c->rex_prefix & 8)
e4e03ded 952 c->op_bytes = 8; /* REX.W */
6aa8b732
AK		 953
954 /* Opcode byte(s). */
e4e03ded
LV		 955 c->d = opcode_table[c->b];
956 if (c->d == 0) {
6aa8b732 957 /* Two-byte opcode? */
e4e03ded
LV		 958 if (c->b == 0x0f) {
959 c->twobyte = 1;
960 c->b = insn_fetch(u8, 1, c->eip);
961 c->d = twobyte_table[c->b];
6aa8b732 962 }
e09d082c 963 }
6aa8b732 964
e09d082c
AK		 965 if (c->d & Group) {
966 group = c->d & GroupMask;
967 c->modrm = insn_fetch(u8, 1, c->eip);
968 --c->eip;
969
970 group = (group << 3) + ((c->modrm >> 3) & 7);
971 if ((c->d & GroupDual) && (c->modrm >> 6) == 3)
972 c->d = group2_table[group];
973 else
974 c->d = group_table[group];
975 }
976
977 /* Unrecognised? */
978 if (c->d == 0) {
979 DPRINTF("Cannot emulate %02x\n", c->b);
980 return -1;
6aa8b732
AK		 981 }
982
6e3d5dfb
AK		 983 if (mode == X86EMUL_MODE_PROT64 && (c->d & Stack))
984 c->op_bytes = 8;
985
6aa8b732 986 /* ModRM and SIB bytes. */
1c73ef66
AK		 987 if (c->d & ModRM)
988 rc = decode_modrm(ctxt, ops);
989 else if (c->d & MemAbs)
990 rc = decode_abs(ctxt, ops);
991 if (rc)
992 goto done;
6aa8b732 993
7a5b56df
AK		 994 if (!c->has_seg_override)
995 set_seg_override(c, VCPU_SREG_DS);
c7e75a3d 996
7a5b56df
AK		 997 if (!(!c->twobyte && c->b == 0x8d))
998 c->modrm_ea += seg_override_base(ctxt, c);
c7e75a3d
AK		 999
1000 if (c->ad_bytes != 8)
1001 c->modrm_ea = (u32)c->modrm_ea;
6aa8b732
AK		 1002 /*
1003 * Decode and fetch the source operand: register, memory
1004 * or immediate.
1005 */
e4e03ded 1006 switch (c->d & SrcMask) {
6aa8b732
AK		 1007 case SrcNone:
1008 break;
1009 case SrcReg:
9f1ef3f8 1010 decode_register_operand(&c->src, c, 0);
6aa8b732
AK		 1011 break;
1012 case SrcMem16:
e4e03ded 1013 c->src.bytes = 2;
6aa8b732
AK		 1014 goto srcmem_common;
1015 case SrcMem32:
e4e03ded 1016 c->src.bytes = 4;
6aa8b732
AK		 1017 goto srcmem_common;
1018 case SrcMem:
e4e03ded
LV		 1019 c->src.bytes = (c->d & ByteOp) ? 1 :
1020 c->op_bytes;
b85b9ee9 1021 /* Don't fetch the address for invlpg: it could be unmapped. */
d77c26fc 1022 if (c->twobyte && c->b == 0x01 && c->modrm_reg == 7)
b85b9ee9 1023 break;
d77c26fc 1024 srcmem_common:
4e62417b
AJ		 1025 /*
1026 * For instructions with a ModR/M byte, switch to register
1027 * access if Mod = 3.
1028 */
e4e03ded
LV		 1029 if ((c->d & ModRM) && c->modrm_mod == 3) {
1030 c->src.type = OP_REG;
66b85505 1031 c->src.val = c->modrm_val;
107d6d2e 1032 c->src.ptr = c->modrm_ptr;
4e62417b
AJ		 1033 break;
1034 }
e4e03ded 1035 c->src.type = OP_MEM;
6aa8b732
AK		 1036 break;
1037 case SrcImm:
c9eaf20f 1038 case SrcImmU:
e4e03ded
LV		 1039 c->src.type = OP_IMM;
1040 c->src.ptr = (unsigned long *)c->eip;
1041 c->src.bytes = (c->d & ByteOp) ? 1 : c->op_bytes;
1042 if (c->src.bytes == 8)
1043 c->src.bytes = 4;
6aa8b732 1044 /* NB. Immediates are sign-extended as necessary. */
e4e03ded 1045 switch (c->src.bytes) {
6aa8b732 1046 case 1:
e4e03ded 1047 c->src.val = insn_fetch(s8, 1, c->eip);
6aa8b732
AK		 1048 break;
1049 case 2:
e4e03ded 1050 c->src.val = insn_fetch(s16, 2, c->eip);
6aa8b732
AK		 1051 break;
1052 case 4:
e4e03ded 1053 c->src.val = insn_fetch(s32, 4, c->eip);
6aa8b732
AK		 1054 break;
1055 }
c9eaf20f
AK		 1056 if ((c->d & SrcMask) == SrcImmU) {
1057 switch (c->src.bytes) {
1058 case 1:
1059 c->src.val &= 0xff;
1060 break;
1061 case 2:
1062 c->src.val &= 0xffff;
1063 break;
1064 case 4:
1065 c->src.val &= 0xffffffff;
1066 break;
1067 }
1068 }
6aa8b732
AK		 1069 break;
1070 case SrcImmByte:
341de7e3 1071 case SrcImmUByte:
e4e03ded
LV		 1072 c->src.type = OP_IMM;
1073 c->src.ptr = (unsigned long *)c->eip;
1074 c->src.bytes = 1;
341de7e3
GN		 1075 if ((c->d & SrcMask) == SrcImmByte)
1076 c->src.val = insn_fetch(s8, 1, c->eip);
1077 else
1078 c->src.val = insn_fetch(u8, 1, c->eip);
6aa8b732 1079 break;
bfcadf83
GT		 1080 case SrcOne:
1081 c->src.bytes = 1;
1082 c->src.val = 1;
1083 break;
6aa8b732
AK		 1084 }
1085
0dc8d10f
GT		 1086 /*
1087 * Decode and fetch the second source operand: register, memory
1088 * or immediate.
1089 */
1090 switch (c->d & Src2Mask) {
1091 case Src2None:
1092 break;
1093 case Src2CL:
1094 c->src2.bytes = 1;
1095 c->src2.val = c->regs[VCPU_REGS_RCX] & 0x8;
1096 break;
1097 case Src2ImmByte:
1098 c->src2.type = OP_IMM;
1099 c->src2.ptr = (unsigned long *)c->eip;
1100 c->src2.bytes = 1;
1101 c->src2.val = insn_fetch(u8, 1, c->eip);
1102 break;
a5f868bd
GN		 1103 case Src2Imm16:
1104 c->src2.type = OP_IMM;
1105 c->src2.ptr = (unsigned long *)c->eip;
1106 c->src2.bytes = 2;
1107 c->src2.val = insn_fetch(u16, 2, c->eip);
1108 break;
0dc8d10f
GT		 1109 case Src2One:
1110 c->src2.bytes = 1;
1111 c->src2.val = 1;
1112 break;
1113 }
1114
038e51de 1115 /* Decode and fetch the destination operand: register or memory. */
e4e03ded 1116 switch (c->d & DstMask) {
038e51de
AK		 1117 case ImplicitOps:
1118 /* Special instructions do their own operand decoding. */
8b4caf66 1119 return 0;
038e51de 1120 case DstReg:
9f1ef3f8 1121 decode_register_operand(&c->dst, c,
3c118e24 1122 c->twobyte && (c->b == 0xb6 || c->b == 0xb7));
038e51de
AK		 1123 break;
1124 case DstMem:
e4e03ded 1125 if ((c->d & ModRM) && c->modrm_mod == 3) {
89c69638 1126 c->dst.bytes = (c->d & ByteOp) ? 1 : c->op_bytes;
e4e03ded 1127 c->dst.type = OP_REG;
66b85505 1128 c->dst.val = c->dst.orig_val = c->modrm_val;
107d6d2e 1129 c->dst.ptr = c->modrm_ptr;
4e62417b
AJ		 1130 break;
1131 }
8b4caf66
LV		 1132 c->dst.type = OP_MEM;
1133 break;
9c9fddd0
GT		 1134 case DstAcc:
1135 c->dst.type = OP_REG;
1136 c->dst.bytes = c->op_bytes;
1137 c->dst.ptr = &c->regs[VCPU_REGS_RAX];
1138 switch (c->op_bytes) {
1139 case 1:
1140 c->dst.val = *(u8 *)c->dst.ptr;
1141 break;
1142 case 2:
1143 c->dst.val = *(u16 *)c->dst.ptr;
1144 break;
1145 case 4:
1146 c->dst.val = *(u32 *)c->dst.ptr;
1147 break;
1148 }
1149 c->dst.orig_val = c->dst.val;
1150 break;
8b4caf66
LV		 1151 }
1152
f5b4edcd
AK		 1153 if (c->rip_relative)
1154 c->modrm_ea += c->eip;
1155
8b4caf66
LV		 1156done:
1157 return (rc == X86EMUL_UNHANDLEABLE) ? -1 : 0;
1158}
1159
8cdbd2c9
LV		 1160static inline void emulate_push(struct x86_emulate_ctxt *ctxt)
1161{
1162 struct decode_cache *c = &ctxt->decode;
1163
1164 c->dst.type = OP_MEM;
1165 c->dst.bytes = c->op_bytes;
1166 c->dst.val = c->src.val;
7a957275 1167 register_address_increment(c, &c->regs[VCPU_REGS_RSP], -c->op_bytes);
7a5b56df 1168 c->dst.ptr = (void *) register_address(c, ss_base(ctxt),
8cdbd2c9
LV		 1169 c->regs[VCPU_REGS_RSP]);
1170}
1171
faa5a3ae 1172static int emulate_pop(struct x86_emulate_ctxt *ctxt,
350f69dc
AK		 1173 struct x86_emulate_ops *ops,
1174 void *dest, int len)
8cdbd2c9
LV		 1175{
1176 struct decode_cache *c = &ctxt->decode;
1177 int rc;
1178
781d0edc
AK		 1179 rc = ops->read_emulated(register_address(c, ss_base(ctxt),
1180 c->regs[VCPU_REGS_RSP]),
350f69dc 1181 dest, len, ctxt->vcpu);
8cdbd2c9
LV		 1182 if (rc != 0)
1183 return rc;
1184
350f69dc 1185 register_address_increment(c, &c->regs[VCPU_REGS_RSP], len);
faa5a3ae
AK		 1186 return rc;
1187}
8cdbd2c9 1188
faa5a3ae
AK		 1189static inline int emulate_grp1a(struct x86_emulate_ctxt *ctxt,
1190 struct x86_emulate_ops *ops)
1191{
1192 struct decode_cache *c = &ctxt->decode;
1193 int rc;
1194
350f69dc 1195 rc = emulate_pop(ctxt, ops, &c->dst.val, c->dst.bytes);
faa5a3ae
AK		 1196 if (rc != 0)
1197 return rc;
8cdbd2c9
LV		 1198 return 0;
1199}
1200
05f086f8 1201static inline void emulate_grp2(struct x86_emulate_ctxt *ctxt)
8cdbd2c9 1202{
05f086f8 1203 struct decode_cache *c = &ctxt->decode;
8cdbd2c9
LV		 1204 switch (c->modrm_reg) {
1205 case 0: /* rol */
05f086f8 1206 emulate_2op_SrcB("rol", c->src, c->dst, ctxt->eflags);
8cdbd2c9
LV		 1207 break;
1208 case 1: /* ror */
05f086f8 1209 emulate_2op_SrcB("ror", c->src, c->dst, ctxt->eflags);
8cdbd2c9
LV		 1210 break;
1211 case 2: /* rcl */
05f086f8 1212 emulate_2op_SrcB("rcl", c->src, c->dst, ctxt->eflags);
8cdbd2c9
LV		 1213 break;
1214 case 3: /* rcr */
05f086f8 1215 emulate_2op_SrcB("rcr", c->src, c->dst, ctxt->eflags);
8cdbd2c9
LV		 1216 break;
1217 case 4: /* sal/shl */
1218 case 6: /* sal/shl */
05f086f8 1219 emulate_2op_SrcB("sal", c->src, c->dst, ctxt->eflags);
8cdbd2c9
LV		 1220 break;
1221 case 5: /* shr */
05f086f8 1222 emulate_2op_SrcB("shr", c->src, c->dst, ctxt->eflags);
8cdbd2c9
LV		 1223 break;
1224 case 7: /* sar */
05f086f8 1225 emulate_2op_SrcB("sar", c->src, c->dst, ctxt->eflags);
8cdbd2c9
LV		 1226 break;
1227 }
1228}
1229
1230static inline int emulate_grp3(struct x86_emulate_ctxt *ctxt,
05f086f8 1231 struct x86_emulate_ops *ops)
8cdbd2c9
LV		 1232{
1233 struct decode_cache *c = &ctxt->decode;
1234 int rc = 0;
1235
1236 switch (c->modrm_reg) {
1237 case 0 ... 1: /* test */
05f086f8 1238 emulate_2op_SrcV("test", c->src, c->dst, ctxt->eflags);
8cdbd2c9
LV		 1239 break;
1240 case 2: /* not */
1241 c->dst.val = ~c->dst.val;
1242 break;
1243 case 3: /* neg */
05f086f8 1244 emulate_1op("neg", c->dst, ctxt->eflags);
8cdbd2c9
LV		 1245 break;
1246 default:
1247 DPRINTF("Cannot emulate %02x\n", c->b);
1248 rc = X86EMUL_UNHANDLEABLE;
1249 break;
1250 }
8cdbd2c9
LV		 1251 return rc;
1252}
1253
1254static inline int emulate_grp45(struct x86_emulate_ctxt *ctxt,
a01af5ec 1255 struct x86_emulate_ops *ops)
8cdbd2c9
LV		 1256{
1257 struct decode_cache *c = &ctxt->decode;
8cdbd2c9
LV		 1258
1259 switch (c->modrm_reg) {
1260 case 0: /* inc */
05f086f8 1261 emulate_1op("inc", c->dst, ctxt->eflags);
8cdbd2c9
LV		 1262 break;
1263 case 1: /* dec */
05f086f8 1264 emulate_1op("dec", c->dst, ctxt->eflags);
8cdbd2c9 1265 break;
d19292e4
MG		 1266 case 2: /* call near abs */ {
1267 long int old_eip;
1268 old_eip = c->eip;
1269 c->eip = c->src.val;
1270 c->src.val = old_eip;
1271 emulate_push(ctxt);
1272 break;
1273 }
8cdbd2c9 1274 case 4: /* jmp abs */
fd60754e 1275 c->eip = c->src.val;
8cdbd2c9
LV		 1276 break;
1277 case 6: /* push */
fd60754e 1278 emulate_push(ctxt);
8cdbd2c9 1279 break;
8cdbd2c9
LV		 1280 }
1281 return 0;
1282}
1283
1284static inline int emulate_grp9(struct x86_emulate_ctxt *ctxt,
1285 struct x86_emulate_ops *ops,
e8d8d7fe 1286 unsigned long memop)
8cdbd2c9
LV		 1287{
1288 struct decode_cache *c = &ctxt->decode;
1289 u64 old, new;
1290 int rc;
1291
e8d8d7fe 1292 rc = ops->read_emulated(memop, &old, 8, ctxt->vcpu);
8cdbd2c9
LV		 1293 if (rc != 0)
1294 return rc;
1295
1296 if (((u32) (old >> 0) != (u32) c->regs[VCPU_REGS_RAX]) ||
1297 ((u32) (old >> 32) != (u32) c->regs[VCPU_REGS_RDX])) {
1298
1299 c->regs[VCPU_REGS_RAX] = (u32) (old >> 0);
1300 c->regs[VCPU_REGS_RDX] = (u32) (old >> 32);
05f086f8 1301 ctxt->eflags &= ~EFLG_ZF;
8cdbd2c9
LV		 1302
1303 } else {
1304 new = ((u64)c->regs[VCPU_REGS_RCX] << 32) |
1305 (u32) c->regs[VCPU_REGS_RBX];
1306
e8d8d7fe 1307 rc = ops->cmpxchg_emulated(memop, &old, &new, 8, ctxt->vcpu);
8cdbd2c9
LV		 1308 if (rc != 0)
1309 return rc;
05f086f8 1310 ctxt->eflags |= EFLG_ZF;
8cdbd2c9
LV		 1311 }
1312 return 0;
1313}
1314
a77ab5ea
AK		 1315static int emulate_ret_far(struct x86_emulate_ctxt *ctxt,
1316 struct x86_emulate_ops *ops)
1317{
1318 struct decode_cache *c = &ctxt->decode;
1319 int rc;
1320 unsigned long cs;
1321
1322 rc = emulate_pop(ctxt, ops, &c->eip, c->op_bytes);
1323 if (rc)
1324 return rc;
1325 if (c->op_bytes == 4)
1326 c->eip = (u32)c->eip;
1327 rc = emulate_pop(ctxt, ops, &cs, c->op_bytes);
1328 if (rc)
1329 return rc;
1330 rc = kvm_load_segment_descriptor(ctxt->vcpu, (u16)cs, 1, VCPU_SREG_CS);
1331 return rc;
1332}
1333
8cdbd2c9
LV		 1334static inline int writeback(struct x86_emulate_ctxt *ctxt,
1335 struct x86_emulate_ops *ops)
1336{
1337 int rc;
1338 struct decode_cache *c = &ctxt->decode;
1339
1340 switch (c->dst.type) {
1341 case OP_REG:
1342 /* The 4-byte case *is* correct:
1343 * in 64-bit mode we zero-extend.
1344 */
1345 switch (c->dst.bytes) {
1346 case 1:
1347 *(u8 *)c->dst.ptr = (u8)c->dst.val;
1348 break;
1349 case 2:
1350 *(u16 *)c->dst.ptr = (u16)c->dst.val;
1351 break;
1352 case 4:
1353 *c->dst.ptr = (u32)c->dst.val;
1354 break; /* 64b: zero-ext */
1355 case 8:
1356 *c->dst.ptr = c->dst.val;
1357 break;
1358 }
1359 break;
1360 case OP_MEM:
1361 if (c->lock_prefix)
1362 rc = ops->cmpxchg_emulated(
1363 (unsigned long)c->dst.ptr,
1364 &c->dst.orig_val,
1365 &c->dst.val,
1366 c->dst.bytes,
1367 ctxt->vcpu);
1368 else
1369 rc = ops->write_emulated(
1370 (unsigned long)c->dst.ptr,
1371 &c->dst.val,
1372 c->dst.bytes,
1373 ctxt->vcpu);
1374 if (rc != 0)
1375 return rc;
a01af5ec
LV		 1376 break;
1377 case OP_NONE:
1378 /* no writeback */
1379 break;
8cdbd2c9
LV		 1380 default:
1381 break;
1382 }
1383 return 0;
1384}
1385
a3f9d398 1386static void toggle_interruptibility(struct x86_emulate_ctxt *ctxt, u32 mask)
310b5d30
GC		 1387{
1388 u32 int_shadow = kvm_x86_ops->get_interrupt_shadow(ctxt->vcpu, mask);
1389 /*
1390 * an sti; sti; sequence only disable interrupts for the first
1391 * instruction. So, if the last instruction, be it emulated or
1392 * not, left the system with the INT_STI flag enabled, it
1393 * means that the last instruction is an sti. We should not
1394 * leave the flag on in this case. The same goes for mov ss
1395 */
1396 if (!(int_shadow & mask))
1397 ctxt->interruptibility = mask;
1398}
1399
e66bb2cc
AP		 1400static inline void
1401setup_syscalls_segments(struct x86_emulate_ctxt *ctxt,
1402 struct kvm_segment *cs, struct kvm_segment *ss)
1403{
1404 memset(cs, 0, sizeof(struct kvm_segment));
1405 kvm_x86_ops->get_segment(ctxt->vcpu, cs, VCPU_SREG_CS);
1406 memset(ss, 0, sizeof(struct kvm_segment));
1407
1408 cs->l = 0; /* will be adjusted later */
1409 cs->base = 0; /* flat segment */
1410 cs->g = 1; /* 4kb granularity */
1411 cs->limit = 0xffffffff; /* 4GB limit */
1412 cs->type = 0x0b; /* Read, Execute, Accessed */
1413 cs->s = 1;
1414 cs->dpl = 0; /* will be adjusted later */
1415 cs->present = 1;
1416 cs->db = 1;
1417
1418 ss->unusable = 0;
1419 ss->base = 0; /* flat segment */
1420 ss->limit = 0xffffffff; /* 4GB limit */
1421 ss->g = 1; /* 4kb granularity */
1422 ss->s = 1;
1423 ss->type = 0x03; /* Read/Write, Accessed */
1424 ss->db = 1; /* 32bit stack segment */
1425 ss->dpl = 0;
1426 ss->present = 1;
1427}
1428
1429static int
1430emulate_syscall(struct x86_emulate_ctxt *ctxt)
1431{
1432 struct decode_cache *c = &ctxt->decode;
1433 struct kvm_segment cs, ss;
1434 u64 msr_data;
1435
1436 /* syscall is not available in real mode */
1437 if (c->lock_prefix || ctxt->mode == X86EMUL_MODE_REAL
1438 || !(ctxt->vcpu->arch.cr0 & X86_CR0_PE))
1439 return -1;
1440
1441 setup_syscalls_segments(ctxt, &cs, &ss);
1442
1443 kvm_x86_ops->get_msr(ctxt->vcpu, MSR_STAR, &msr_data);
1444 msr_data >>= 32;
1445 cs.selector = (u16)(msr_data & 0xfffc);
1446 ss.selector = (u16)(msr_data + 8);
1447
1448 if (is_long_mode(ctxt->vcpu)) {
1449 cs.db = 0;
1450 cs.l = 1;
1451 }
1452 kvm_x86_ops->set_segment(ctxt->vcpu, &cs, VCPU_SREG_CS);
1453 kvm_x86_ops->set_segment(ctxt->vcpu, &ss, VCPU_SREG_SS);
1454
1455 c->regs[VCPU_REGS_RCX] = c->eip;
1456 if (is_long_mode(ctxt->vcpu)) {
1457#ifdef CONFIG_X86_64
1458 c->regs[VCPU_REGS_R11] = ctxt->eflags & ~EFLG_RF;
1459
1460 kvm_x86_ops->get_msr(ctxt->vcpu,
1461 ctxt->mode == X86EMUL_MODE_PROT64 ?
1462 MSR_LSTAR : MSR_CSTAR, &msr_data);
1463 c->eip = msr_data;
1464
1465 kvm_x86_ops->get_msr(ctxt->vcpu, MSR_SYSCALL_MASK, &msr_data);
1466 ctxt->eflags &= ~(msr_data | EFLG_RF);
1467#endif
1468 } else {
1469 /* legacy mode */
1470 kvm_x86_ops->get_msr(ctxt->vcpu, MSR_STAR, &msr_data);
1471 c->eip = (u32)msr_data;
1472
1473 ctxt->eflags &= ~(EFLG_VM | EFLG_IF | EFLG_RF);
1474 }
1475
1476 return 0;
1477}
1478
8b4caf66 1479int
1be3aa47 1480x86_emulate_insn(struct x86_emulate_ctxt *ctxt, struct x86_emulate_ops *ops)
8b4caf66 1481{
e8d8d7fe 1482 unsigned long memop = 0;
8b4caf66 1483 u64 msr_data;
3427318f 1484 unsigned long saved_eip = 0;
8b4caf66 1485 struct decode_cache *c = &ctxt->decode;
a6a3034c
MG		 1486 unsigned int port;
1487 int io_dir_in;
1be3aa47 1488 int rc = 0;
8b4caf66 1489
310b5d30
GC		 1490 ctxt->interruptibility = 0;
1491
3427318f
LV		 1492 /* Shadow copy of register state. Committed on successful emulation.
1493 * NOTE: we can copy them from vcpu as x86_decode_insn() doesn't
1494 * modify them.
1495 */
1496
ad312c7c 1497 memcpy(c->regs, ctxt->vcpu->arch.regs, sizeof c->regs);
3427318f
LV		 1498 saved_eip = c->eip;
1499
c7e75a3d 1500 if (((c->d & ModRM) && (c->modrm_mod != 3)) || (c->d & MemAbs))
e8d8d7fe 1501 memop = c->modrm_ea;
8b4caf66 1502
b9fa9d6b
AK		 1503 if (c->rep_prefix && (c->d & String)) {
1504 /* All REP prefixes have the same first termination condition */
1505 if (c->regs[VCPU_REGS_RCX] == 0) {
5fdbf976 1506 kvm_rip_write(ctxt->vcpu, c->eip);
b9fa9d6b
AK		 1507 goto done;
1508 }
1509 /* The second termination condition only applies for REPE
1510 * and REPNE. Test if the repeat string operation prefix is
1511 * REPE/REPZ or REPNE/REPNZ and if it's the case it tests the
1512 * corresponding termination condition according to:
1513 * - if REPE/REPZ and ZF = 0 then done
1514 * - if REPNE/REPNZ and ZF = 1 then done
1515 */
1516 if ((c->b == 0xa6) || (c->b == 0xa7) ||
1517 (c->b == 0xae) || (c->b == 0xaf)) {
1518 if ((c->rep_prefix == REPE_PREFIX) &&
1519 ((ctxt->eflags & EFLG_ZF) == 0)) {
5fdbf976 1520 kvm_rip_write(ctxt->vcpu, c->eip);
b9fa9d6b
AK		 1521 goto done;
1522 }
1523 if ((c->rep_prefix == REPNE_PREFIX) &&
1524 ((ctxt->eflags & EFLG_ZF) == EFLG_ZF)) {
5fdbf976 1525 kvm_rip_write(ctxt->vcpu, c->eip);
b9fa9d6b
AK		 1526 goto done;
1527 }
1528 }
1529 c->regs[VCPU_REGS_RCX]--;
5fdbf976 1530 c->eip = kvm_rip_read(ctxt->vcpu);
b9fa9d6b
AK		 1531 }
1532
8b4caf66 1533 if (c->src.type == OP_MEM) {
e8d8d7fe 1534 c->src.ptr = (unsigned long *)memop;
8b4caf66 1535 c->src.val = 0;
d77c26fc
MD		 1536 rc = ops->read_emulated((unsigned long)c->src.ptr,
1537 &c->src.val,
1538 c->src.bytes,
1539 ctxt->vcpu);
1540 if (rc != 0)
8b4caf66
LV		 1541 goto done;
1542 c->src.orig_val = c->src.val;
1543 }
1544
1545 if ((c->d & DstMask) == ImplicitOps)
1546 goto special_insn;
1547
1548
1549 if (c->dst.type == OP_MEM) {
e8d8d7fe 1550 c->dst.ptr = (unsigned long *)memop;
8b4caf66
LV		 1551 c->dst.bytes = (c->d & ByteOp) ? 1 : c->op_bytes;
1552 c->dst.val = 0;
e4e03ded
LV		 1553 if (c->d & BitOp) {
1554 unsigned long mask = ~(c->dst.bytes * 8 - 1);
df513e2c 1555
e4e03ded
LV		 1556 c->dst.ptr = (void *)c->dst.ptr +
1557 (c->src.val & mask) / 8;
038e51de 1558 }
e4e03ded
LV		 1559 if (!(c->d & Mov) &&
1560 /* optimisation - avoid slow emulated read */
1561 ((rc = ops->read_emulated((unsigned long)c->dst.ptr,
1562 &c->dst.val,
1563 c->dst.bytes, ctxt->vcpu)) != 0))
038e51de 1564 goto done;
038e51de 1565 }
e4e03ded 1566 c->dst.orig_val = c->dst.val;
038e51de 1567
018a98db
AK		 1568special_insn:
1569
e4e03ded 1570 if (c->twobyte)
6aa8b732
AK		 1571 goto twobyte_insn;
1572
e4e03ded 1573 switch (c->b) {
6aa8b732
AK		 1574 case 0x00 ... 0x05:
1575 add: /* add */
05f086f8 1576 emulate_2op_SrcV("add", c->src, c->dst, ctxt->eflags);
6aa8b732
AK		 1577 break;
1578 case 0x08 ... 0x0d:
1579 or: /* or */
05f086f8 1580 emulate_2op_SrcV("or", c->src, c->dst, ctxt->eflags);
6aa8b732
AK		 1581 break;
1582 case 0x10 ... 0x15:
1583 adc: /* adc */
05f086f8 1584 emulate_2op_SrcV("adc", c->src, c->dst, ctxt->eflags);
6aa8b732
AK		 1585 break;
1586 case 0x18 ... 0x1d:
1587 sbb: /* sbb */
05f086f8 1588 emulate_2op_SrcV("sbb", c->src, c->dst, ctxt->eflags);
6aa8b732 1589 break;
aa3a816b 1590 case 0x20 ... 0x25:
6aa8b732 1591 and: /* and */
05f086f8 1592 emulate_2op_SrcV("and", c->src, c->dst, ctxt->eflags);
6aa8b732
AK		 1593 break;
1594 case 0x28 ... 0x2d:
1595 sub: /* sub */
05f086f8 1596 emulate_2op_SrcV("sub", c->src, c->dst, ctxt->eflags);
6aa8b732
AK		 1597 break;
1598 case 0x30 ... 0x35:
1599 xor: /* xor */
05f086f8 1600 emulate_2op_SrcV("xor", c->src, c->dst, ctxt->eflags);
6aa8b732
AK		 1601 break;
1602 case 0x38 ... 0x3d:
1603 cmp: /* cmp */
05f086f8 1604 emulate_2op_SrcV("cmp", c->src, c->dst, ctxt->eflags);
6aa8b732 1605 break;
33615aa9
AK		 1606 case 0x40 ... 0x47: /* inc r16/r32 */
1607 emulate_1op("inc", c->dst, ctxt->eflags);
1608 break;
1609 case 0x48 ... 0x4f: /* dec r16/r32 */
1610 emulate_1op("dec", c->dst, ctxt->eflags);
1611 break;
1612 case 0x50 ... 0x57: /* push reg */
2786b014 1613 emulate_push(ctxt);
33615aa9
AK		 1614 break;
1615 case 0x58 ... 0x5f: /* pop reg */
1616 pop_instruction:
350f69dc 1617 rc = emulate_pop(ctxt, ops, &c->dst.val, c->op_bytes);
8a09b687 1618 if (rc != 0)
33615aa9 1619 goto done;
33615aa9 1620 break;
6aa8b732 1621 case 0x63: /* movsxd */
8b4caf66 1622 if (ctxt->mode != X86EMUL_MODE_PROT64)
6aa8b732 1623 goto cannot_emulate;
e4e03ded 1624 c->dst.val = (s32) c->src.val;
6aa8b732 1625 break;
91ed7a0e 1626 case 0x68: /* push imm */
018a98db 1627 case 0x6a: /* push imm8 */
018a98db
AK		 1628 emulate_push(ctxt);
1629 break;
1630 case 0x6c: /* insb */
1631 case 0x6d: /* insw/insd */
1632 if (kvm_emulate_pio_string(ctxt->vcpu, NULL,
1633 1,
1634 (c->d & ByteOp) ? 1 : c->op_bytes,
1635 c->rep_prefix ?
e4706772 1636 address_mask(c, c->regs[VCPU_REGS_RCX]) : 1,
018a98db 1637 (ctxt->eflags & EFLG_DF),
7a5b56df 1638 register_address(c, es_base(ctxt),
018a98db
AK		 1639 c->regs[VCPU_REGS_RDI]),
1640 c->rep_prefix,
1641 c->regs[VCPU_REGS_RDX]) == 0) {
1642 c->eip = saved_eip;
1643 return -1;
1644 }
1645 return 0;
1646 case 0x6e: /* outsb */
1647 case 0x6f: /* outsw/outsd */
1648 if (kvm_emulate_pio_string(ctxt->vcpu, NULL,
1649 0,
1650 (c->d & ByteOp) ? 1 : c->op_bytes,
1651 c->rep_prefix ?
e4706772 1652 address_mask(c, c->regs[VCPU_REGS_RCX]) : 1,
018a98db 1653 (ctxt->eflags & EFLG_DF),
7a5b56df
AK		 1654 register_address(c,
1655 seg_override_base(ctxt, c),
018a98db
AK		 1656 c->regs[VCPU_REGS_RSI]),
1657 c->rep_prefix,
1658 c->regs[VCPU_REGS_RDX]) == 0) {
1659 c->eip = saved_eip;
1660 return -1;
1661 }
1662 return 0;
b2833e3c 1663 case 0x70 ... 0x7f: /* jcc (short) */
018a98db 1664 if (test_cc(c->b, ctxt->eflags))
b2833e3c 1665 jmp_rel(c, c->src.val);
018a98db 1666 break;
6aa8b732 1667 case 0x80 ... 0x83: /* Grp1 */
e4e03ded 1668 switch (c->modrm_reg) {
6aa8b732
AK		 1669 case 0:
1670 goto add;
1671 case 1:
1672 goto or;
1673 case 2:
1674 goto adc;
1675 case 3:
1676 goto sbb;
1677 case 4:
1678 goto and;
1679 case 5:
1680 goto sub;
1681 case 6:
1682 goto xor;
1683 case 7:
1684 goto cmp;
1685 }
1686 break;
1687 case 0x84 ... 0x85:
05f086f8 1688 emulate_2op_SrcV("test", c->src, c->dst, ctxt->eflags);
6aa8b732
AK		 1689 break;
1690 case 0x86 ... 0x87: /* xchg */
b13354f8 1691 xchg:
6aa8b732 1692 /* Write back the register source. */
e4e03ded 1693 switch (c->dst.bytes) {
6aa8b732 1694 case 1:
e4e03ded 1695 *(u8 *) c->src.ptr = (u8) c->dst.val;
6aa8b732
AK		 1696 break;
1697 case 2:
e4e03ded 1698 *(u16 *) c->src.ptr = (u16) c->dst.val;
6aa8b732
AK		 1699 break;
1700 case 4:
e4e03ded 1701 *c->src.ptr = (u32) c->dst.val;
6aa8b732
AK		 1702 break; /* 64b reg: zero-extend */
1703 case 8:
e4e03ded 1704 *c->src.ptr = c->dst.val;
6aa8b732
AK		 1705 break;
1706 }
1707 /*
1708 * Write back the memory destination with implicit LOCK
1709 * prefix.
1710 */
e4e03ded
LV		 1711 c->dst.val = c->src.val;
1712 c->lock_prefix = 1;
6aa8b732 1713 break;
6aa8b732 1714 case 0x88 ... 0x8b: /* mov */
7de75248 1715 goto mov;
38d5bc6d
GT		 1716 case 0x8c: { /* mov r/m, sreg */
1717 struct kvm_segment segreg;
1718
1719 if (c->modrm_reg <= 5)
1720 kvm_get_segment(ctxt->vcpu, &segreg, c->modrm_reg);
1721 else {
1722 printk(KERN_INFO "0x8c: Invalid segreg in modrm byte 0x%02x\n",
1723 c->modrm);
1724 goto cannot_emulate;
1725 }
1726 c->dst.val = segreg.selector;
1727 break;
1728 }
7e0b54b1 1729 case 0x8d: /* lea r16/r32, m */
f9b7aab3 1730 c->dst.val = c->modrm_ea;
7e0b54b1 1731 break;
4257198a
GT		 1732 case 0x8e: { /* mov seg, r/m16 */
1733 uint16_t sel;
1734 int type_bits;
1735 int err;
1736
1737 sel = c->src.val;
310b5d30
GC		 1738 if (c->modrm_reg == VCPU_SREG_SS)
1739 toggle_interruptibility(ctxt, X86_SHADOW_INT_MOV_SS);
1740
4257198a
GT		 1741 if (c->modrm_reg <= 5) {
1742 type_bits = (c->modrm_reg == 1) ? 9 : 1;
1743 err = kvm_load_segment_descriptor(ctxt->vcpu, sel,
1744 type_bits, c->modrm_reg);
1745 } else {
1746 printk(KERN_INFO "Invalid segreg in modrm byte 0x%02x\n",
1747 c->modrm);
1748 goto cannot_emulate;
1749 }
1750
1751 if (err < 0)
1752 goto cannot_emulate;
1753
1754 c->dst.type = OP_NONE; /* Disable writeback. */
1755 break;
1756 }
6aa8b732 1757 case 0x8f: /* pop (sole member of Grp1a) */
8cdbd2c9
LV		 1758 rc = emulate_grp1a(ctxt, ops);
1759 if (rc != 0)
6aa8b732 1760 goto done;
6aa8b732 1761 break;
b13354f8
MG		 1762 case 0x90: /* nop / xchg r8,rax */
1763 if (!(c->rex_prefix & 1)) { /* nop */
1764 c->dst.type = OP_NONE;
1765 break;
1766 }
1767 case 0x91 ... 0x97: /* xchg reg,rax */
1768 c->src.type = c->dst.type = OP_REG;
1769 c->src.bytes = c->dst.bytes = c->op_bytes;
1770 c->src.ptr = (unsigned long *) &c->regs[VCPU_REGS_RAX];
1771 c->src.val = *(c->src.ptr);
1772 goto xchg;
fd2a7608 1773 case 0x9c: /* pushf */
05f086f8 1774 c->src.val = (unsigned long) ctxt->eflags;
8cdbd2c9
LV		 1775 emulate_push(ctxt);
1776 break;
535eabcf 1777 case 0x9d: /* popf */
2b48cc75 1778 c->dst.type = OP_REG;
05f086f8 1779 c->dst.ptr = (unsigned long *) &ctxt->eflags;
2b48cc75 1780 c->dst.bytes = c->op_bytes;
535eabcf 1781 goto pop_instruction;
018a98db
AK		 1782 case 0xa0 ... 0xa1: /* mov */
1783 c->dst.ptr = (unsigned long *)&c->regs[VCPU_REGS_RAX];
1784 c->dst.val = c->src.val;
1785 break;
1786 case 0xa2 ... 0xa3: /* mov */
1787 c->dst.val = (unsigned long)c->regs[VCPU_REGS_RAX];
1788 break;
6aa8b732 1789 case 0xa4 ... 0xa5: /* movs */
e4e03ded
LV		 1790 c->dst.type = OP_MEM;
1791 c->dst.bytes = (c->d & ByteOp) ? 1 : c->op_bytes;
e4706772 1792 c->dst.ptr = (unsigned long *)register_address(c,
7a5b56df 1793 es_base(ctxt),
e4e03ded 1794 c->regs[VCPU_REGS_RDI]);
e4706772 1795 if ((rc = ops->read_emulated(register_address(c,
7a5b56df 1796 seg_override_base(ctxt, c),
e4e03ded
LV		 1797 c->regs[VCPU_REGS_RSI]),
1798 &c->dst.val,
1799 c->dst.bytes, ctxt->vcpu)) != 0)
6aa8b732 1800 goto done;
7a957275 1801 register_address_increment(c, &c->regs[VCPU_REGS_RSI],
05f086f8 1802 (ctxt->eflags & EFLG_DF) ? -c->dst.bytes
e4e03ded 1803 : c->dst.bytes);
7a957275 1804 register_address_increment(c, &c->regs[VCPU_REGS_RDI],
05f086f8 1805 (ctxt->eflags & EFLG_DF) ? -c->dst.bytes
e4e03ded 1806 : c->dst.bytes);
6aa8b732
AK		 1807 break;
1808 case 0xa6 ... 0xa7: /* cmps */
d7e5117a
GT		 1809 c->src.type = OP_NONE; /* Disable writeback. */
1810 c->src.bytes = (c->d & ByteOp) ? 1 : c->op_bytes;
e4706772 1811 c->src.ptr = (unsigned long *)register_address(c,
7a5b56df 1812 seg_override_base(ctxt, c),
d7e5117a
GT		 1813 c->regs[VCPU_REGS_RSI]);
1814 if ((rc = ops->read_emulated((unsigned long)c->src.ptr,
1815 &c->src.val,
1816 c->src.bytes,
1817 ctxt->vcpu)) != 0)
1818 goto done;
1819
1820 c->dst.type = OP_NONE; /* Disable writeback. */
1821 c->dst.bytes = (c->d & ByteOp) ? 1 : c->op_bytes;
e4706772 1822 c->dst.ptr = (unsigned long *)register_address(c,
7a5b56df 1823 es_base(ctxt),
d7e5117a
GT		 1824 c->regs[VCPU_REGS_RDI]);
1825 if ((rc = ops->read_emulated((unsigned long)c->dst.ptr,
1826 &c->dst.val,
1827 c->dst.bytes,
1828 ctxt->vcpu)) != 0)
1829 goto done;
1830
1831 DPRINTF("cmps: mem1=0x%p mem2=0x%p\n", c->src.ptr, c->dst.ptr);
1832
1833 emulate_2op_SrcV("cmp", c->src, c->dst, ctxt->eflags);
1834
7a957275 1835 register_address_increment(c, &c->regs[VCPU_REGS_RSI],
d7e5117a
GT		 1836 (ctxt->eflags & EFLG_DF) ? -c->src.bytes
1837 : c->src.bytes);
7a957275 1838 register_address_increment(c, &c->regs[VCPU_REGS_RDI],
d7e5117a
GT		 1839 (ctxt->eflags & EFLG_DF) ? -c->dst.bytes
1840 : c->dst.bytes);
1841
1842 break;
6aa8b732 1843 case 0xaa ... 0xab: /* stos */
e4e03ded
LV		 1844 c->dst.type = OP_MEM;
1845 c->dst.bytes = (c->d & ByteOp) ? 1 : c->op_bytes;
e4706772 1846 c->dst.ptr = (unsigned long *)register_address(c,
7a5b56df 1847 es_base(ctxt),
a7e6c88a 1848 c->regs[VCPU_REGS_RDI]);
e4e03ded 1849 c->dst.val = c->regs[VCPU_REGS_RAX];
7a957275 1850 register_address_increment(c, &c->regs[VCPU_REGS_RDI],
05f086f8 1851 (ctxt->eflags & EFLG_DF) ? -c->dst.bytes
e4e03ded 1852 : c->dst.bytes);
6aa8b732
AK		 1853 break;
1854 case 0xac ... 0xad: /* lods */
e4e03ded
LV		 1855 c->dst.type = OP_REG;
1856 c->dst.bytes = (c->d & ByteOp) ? 1 : c->op_bytes;
1857 c->dst.ptr = (unsigned long *)&c->regs[VCPU_REGS_RAX];
e4706772 1858 if ((rc = ops->read_emulated(register_address(c,
7a5b56df 1859 seg_override_base(ctxt, c),
a7e6c88a
SY		 1860 c->regs[VCPU_REGS_RSI]),
1861 &c->dst.val,
1862 c->dst.bytes,
1863 ctxt->vcpu)) != 0)
6aa8b732 1864 goto done;
7a957275 1865 register_address_increment(c, &c->regs[VCPU_REGS_RSI],
05f086f8 1866 (ctxt->eflags & EFLG_DF) ? -c->dst.bytes
e4e03ded 1867 : c->dst.bytes);
6aa8b732
AK		 1868 break;
1869 case 0xae ... 0xaf: /* scas */
1870 DPRINTF("Urk! I don't handle SCAS.\n");
1871 goto cannot_emulate;
a5e2e82b 1872 case 0xb0 ... 0xbf: /* mov r, imm */
615ac125 1873 goto mov;
018a98db
AK		 1874 case 0xc0 ... 0xc1:
1875 emulate_grp2(ctxt);
1876 break;
111de5d6 1877 case 0xc3: /* ret */
cf5de4f8 1878 c->dst.type = OP_REG;
111de5d6 1879 c->dst.ptr = &c->eip;
cf5de4f8 1880 c->dst.bytes = c->op_bytes;
111de5d6 1881 goto pop_instruction;
018a98db
AK		 1882 case 0xc6 ... 0xc7: /* mov (sole member of Grp11) */
1883 mov:
1884 c->dst.val = c->src.val;
1885 break;
a77ab5ea
AK		 1886 case 0xcb: /* ret far */
1887 rc = emulate_ret_far(ctxt, ops);
1888 if (rc)
1889 goto done;
1890 break;
018a98db
AK		 1891 case 0xd0 ... 0xd1: /* Grp2 */
1892 c->src.val = 1;
1893 emulate_grp2(ctxt);
1894 break;
1895 case 0xd2 ... 0xd3: /* Grp2 */
1896 c->src.val = c->regs[VCPU_REGS_RCX];
1897 emulate_grp2(ctxt);
1898 break;
a6a3034c
MG		 1899 case 0xe4: /* inb */
1900 case 0xe5: /* in */
84ce66a6 1901 port = c->src.val;
a6a3034c
MG		 1902 io_dir_in = 1;
1903 goto do_io;
1904 case 0xe6: /* outb */
1905 case 0xe7: /* out */
84ce66a6 1906 port = c->src.val;
a6a3034c
MG		 1907 io_dir_in = 0;
1908 goto do_io;
1a52e051 1909 case 0xe8: /* call (near) */ {
d53c4777 1910 long int rel = c->src.val;
e4e03ded 1911 c->src.val = (unsigned long) c->eip;
7a957275 1912 jmp_rel(c, rel);
8cdbd2c9
LV		 1913 emulate_push(ctxt);
1914 break;
1a52e051
NK		 1915 }
1916 case 0xe9: /* jmp rel */
954cd36f 1917 goto jmp;
782b877c
GN		 1918 case 0xea: /* jmp far */
1919 if (kvm_load_segment_descriptor(ctxt->vcpu, c->src2.val, 9,
1920 VCPU_SREG_CS) < 0) {
954cd36f
GT		 1921 DPRINTF("jmp far: Failed to load CS descriptor\n");
1922 goto cannot_emulate;
1923 }
1924
782b877c 1925 c->eip = c->src.val;
954cd36f 1926 break;
954cd36f
GT		 1927 case 0xeb:
1928 jmp: /* jmp rel short */
7a957275 1929 jmp_rel(c, c->src.val);
a01af5ec 1930 c->dst.type = OP_NONE; /* Disable writeback. */
1a52e051 1931 break;
a6a3034c
MG		 1932 case 0xec: /* in al,dx */
1933 case 0xed: /* in (e/r)ax,dx */
1934 port = c->regs[VCPU_REGS_RDX];
1935 io_dir_in = 1;
1936 goto do_io;
1937 case 0xee: /* out al,dx */
1938 case 0xef: /* out (e/r)ax,dx */
1939 port = c->regs[VCPU_REGS_RDX];
1940 io_dir_in = 0;
1941 do_io: if (kvm_emulate_pio(ctxt->vcpu, NULL, io_dir_in,
1942 (c->d & ByteOp) ? 1 : c->op_bytes,
1943 port) != 0) {
1944 c->eip = saved_eip;
1945 goto cannot_emulate;
1946 }
e93f36bc 1947 break;
111de5d6 1948 case 0xf4: /* hlt */
ad312c7c 1949 ctxt->vcpu->arch.halt_request = 1;
19fdfa0d 1950 break;
111de5d6
AK		 1951 case 0xf5: /* cmc */
1952 /* complement carry flag from eflags reg */
1953 ctxt->eflags ^= EFLG_CF;
1954 c->dst.type = OP_NONE; /* Disable writeback. */
1955 break;
018a98db
AK		 1956 case 0xf6 ... 0xf7: /* Grp3 */
1957 rc = emulate_grp3(ctxt, ops);
1958 if (rc != 0)
1959 goto done;
1960 break;
111de5d6
AK		 1961 case 0xf8: /* clc */
1962 ctxt->eflags &= ~EFLG_CF;
1963 c->dst.type = OP_NONE; /* Disable writeback. */
1964 break;
1965 case 0xfa: /* cli */
1966 ctxt->eflags &= ~X86_EFLAGS_IF;
1967 c->dst.type = OP_NONE; /* Disable writeback. */
1968 break;
1969 case 0xfb: /* sti */
310b5d30 1970 toggle_interruptibility(ctxt, X86_SHADOW_INT_STI);
111de5d6
AK		 1971 ctxt->eflags |= X86_EFLAGS_IF;
1972 c->dst.type = OP_NONE; /* Disable writeback. */
1973 break;
fb4616f4
MG		 1974 case 0xfc: /* cld */
1975 ctxt->eflags &= ~EFLG_DF;
1976 c->dst.type = OP_NONE; /* Disable writeback. */
1977 break;
1978 case 0xfd: /* std */
1979 ctxt->eflags |= EFLG_DF;
1980 c->dst.type = OP_NONE; /* Disable writeback. */
1981 break;
018a98db
AK		 1982 case 0xfe ... 0xff: /* Grp4/Grp5 */
1983 rc = emulate_grp45(ctxt, ops);
1984 if (rc != 0)
1985 goto done;
1986 break;
6aa8b732 1987 }
018a98db
AK		 1988
1989writeback:
1990 rc = writeback(ctxt, ops);
1991 if (rc != 0)
1992 goto done;
1993
1994 /* Commit shadow register state. */
ad312c7c 1995 memcpy(ctxt->vcpu->arch.regs, c->regs, sizeof c->regs);
5fdbf976 1996 kvm_rip_write(ctxt->vcpu, c->eip);
018a98db
AK		 1997
1998done:
1999 if (rc == X86EMUL_UNHANDLEABLE) {
2000 c->eip = saved_eip;
2001 return -1;
2002 }
2003 return 0;
6aa8b732
AK		 2004
2005twobyte_insn:
e4e03ded 2006 switch (c->b) {
6aa8b732 2007 case 0x01: /* lgdt, lidt, lmsw */
e4e03ded 2008 switch (c->modrm_reg) {
6aa8b732
AK		 2009 u16 size;
2010 unsigned long address;
2011
aca7f966 2012 case 0: /* vmcall */
e4e03ded 2013 if (c->modrm_mod != 3 || c->modrm_rm != 1)
aca7f966
AL		 2014 goto cannot_emulate;
2015
7aa81cc0
AL		 2016 rc = kvm_fix_hypercall(ctxt->vcpu);
2017 if (rc)
2018 goto done;
2019
33e3885d 2020 /* Let the processor re-execute the fixed hypercall */
5fdbf976 2021 c->eip = kvm_rip_read(ctxt->vcpu);
16286d08
AK		 2022 /* Disable writeback. */
2023 c->dst.type = OP_NONE;
aca7f966 2024 break;
6aa8b732 2025 case 2: /* lgdt */
e4e03ded
LV		 2026 rc = read_descriptor(ctxt, ops, c->src.ptr,
2027 &size, &address, c->op_bytes);
6aa8b732
AK		 2028 if (rc)
2029 goto done;
2030 realmode_lgdt(ctxt->vcpu, size, address);
16286d08
AK		 2031 /* Disable writeback. */
2032 c->dst.type = OP_NONE;
6aa8b732 2033 break;
aca7f966 2034 case 3: /* lidt/vmmcall */
2b3d2a20
AK		 2035 if (c->modrm_mod == 3) {
2036 switch (c->modrm_rm) {
2037 case 1:
2038 rc = kvm_fix_hypercall(ctxt->vcpu);
2039 if (rc)
2040 goto done;
2041 break;
2042 default:
2043 goto cannot_emulate;
2044 }
aca7f966 2045 } else {
e4e03ded 2046 rc = read_descriptor(ctxt, ops, c->src.ptr,
aca7f966 2047 &size, &address,
e4e03ded 2048 c->op_bytes);
aca7f966
AL		 2049 if (rc)
2050 goto done;
2051 realmode_lidt(ctxt->vcpu, size, address);
2052 }
16286d08
AK		 2053 /* Disable writeback. */
2054 c->dst.type = OP_NONE;
6aa8b732
AK		 2055 break;
2056 case 4: /* smsw */
16286d08
AK		 2057 c->dst.bytes = 2;
2058 c->dst.val = realmode_get_cr(ctxt->vcpu, 0);
6aa8b732
AK		 2059 break;
2060 case 6: /* lmsw */
16286d08
AK		 2061 realmode_lmsw(ctxt->vcpu, (u16)c->src.val,
2062 &ctxt->eflags);
dc7457ea 2063 c->dst.type = OP_NONE;
6aa8b732
AK		 2064 break;
2065 case 7: /* invlpg*/
e8d8d7fe 2066 emulate_invlpg(ctxt->vcpu, memop);
16286d08
AK		 2067 /* Disable writeback. */
2068 c->dst.type = OP_NONE;
6aa8b732
AK		 2069 break;
2070 default:
2071 goto cannot_emulate;
2072 }
2073 break;
e99f0507 2074 case 0x05: /* syscall */
e66bb2cc
AP		 2075 if (emulate_syscall(ctxt) == -1)
2076 goto cannot_emulate;
2077 else
2078 goto writeback;
e99f0507 2079 break;
018a98db
AK		 2080 case 0x06:
2081 emulate_clts(ctxt->vcpu);
2082 c->dst.type = OP_NONE;
2083 break;
2084 case 0x08: /* invd */
2085 case 0x09: /* wbinvd */
2086 case 0x0d: /* GrpP (prefetch) */
2087 case 0x18: /* Grp16 (prefetch/nop) */
2088 c->dst.type = OP_NONE;
2089 break;
2090 case 0x20: /* mov cr, reg */
2091 if (c->modrm_mod != 3)
2092 goto cannot_emulate;
2093 c->regs[c->modrm_rm] =
2094 realmode_get_cr(ctxt->vcpu, c->modrm_reg);
2095 c->dst.type = OP_NONE; /* no writeback */
2096 break;
6aa8b732 2097 case 0x21: /* mov from dr to reg */
e4e03ded 2098 if (c->modrm_mod != 3)
6aa8b732 2099 goto cannot_emulate;
8cdbd2c9 2100 rc = emulator_get_dr(ctxt, c->modrm_reg, &c->regs[c->modrm_rm]);
a01af5ec
LV		 2101 if (rc)
2102 goto cannot_emulate;
2103 c->dst.type = OP_NONE; /* no writeback */
6aa8b732 2104 break;
018a98db
AK		 2105 case 0x22: /* mov reg, cr */
2106 if (c->modrm_mod != 3)
2107 goto cannot_emulate;
2108 realmode_set_cr(ctxt->vcpu,
2109 c->modrm_reg, c->modrm_val, &ctxt->eflags);
2110 c->dst.type = OP_NONE;
2111 break;
6aa8b732 2112 case 0x23: /* mov from reg to dr */
e4e03ded 2113 if (c->modrm_mod != 3)
6aa8b732 2114 goto cannot_emulate;
e4e03ded
LV		 2115 rc = emulator_set_dr(ctxt, c->modrm_reg,
2116 c->regs[c->modrm_rm]);
a01af5ec
LV		 2117 if (rc)
2118 goto cannot_emulate;
2119 c->dst.type = OP_NONE; /* no writeback */
6aa8b732 2120 break;
018a98db
AK		 2121 case 0x30:
2122 /* wrmsr */
2123 msr_data = (u32)c->regs[VCPU_REGS_RAX]
2124 | ((u64)c->regs[VCPU_REGS_RDX] << 32);
2125 rc = kvm_set_msr(ctxt->vcpu, c->regs[VCPU_REGS_RCX], msr_data);
2126 if (rc) {
c1a5d4f9 2127 kvm_inject_gp(ctxt->vcpu, 0);
5fdbf976 2128 c->eip = kvm_rip_read(ctxt->vcpu);
018a98db
AK		 2129 }
2130 rc = X86EMUL_CONTINUE;
2131 c->dst.type = OP_NONE;
2132 break;
2133 case 0x32:
2134 /* rdmsr */
2135 rc = kvm_get_msr(ctxt->vcpu, c->regs[VCPU_REGS_RCX], &msr_data);
2136 if (rc) {
c1a5d4f9 2137 kvm_inject_gp(ctxt->vcpu, 0);
5fdbf976 2138 c->eip = kvm_rip_read(ctxt->vcpu);
018a98db
AK		 2139 } else {
2140 c->regs[VCPU_REGS_RAX] = (u32)msr_data;
2141 c->regs[VCPU_REGS_RDX] = msr_data >> 32;
2142 }
2143 rc = X86EMUL_CONTINUE;
2144 c->dst.type = OP_NONE;
2145 break;
e99f0507
AP		 2146 case 0x34: /* sysenter */
2147 goto cannot_emulate;
2148 break;
2149 case 0x35: /* sysexit */
2150 goto cannot_emulate;
2151 break;
6aa8b732 2152 case 0x40 ... 0x4f: /* cmov */
e4e03ded 2153 c->dst.val = c->dst.orig_val = c->src.val;
a01af5ec
LV		 2154 if (!test_cc(c->b, ctxt->eflags))
2155 c->dst.type = OP_NONE; /* no writeback */
6aa8b732 2156 break;
b2833e3c 2157 case 0x80 ... 0x8f: /* jnz rel, etc*/
018a98db 2158 if (test_cc(c->b, ctxt->eflags))
b2833e3c 2159 jmp_rel(c, c->src.val);
018a98db
AK		 2160 c->dst.type = OP_NONE;
2161 break;
7de75248
NK		 2162 case 0xa3:
2163 bt: /* bt */
e4f8e039 2164 c->dst.type = OP_NONE;
e4e03ded
LV		 2165 /* only subword offset */
2166 c->src.val &= (c->dst.bytes << 3) - 1;
05f086f8 2167 emulate_2op_SrcV_nobyte("bt", c->src, c->dst, ctxt->eflags);
7de75248 2168 break;
9bf8ea42
GT		 2169 case 0xa4: /* shld imm8, r, r/m */
2170 case 0xa5: /* shld cl, r, r/m */
2171 emulate_2op_cl("shld", c->src2, c->src, c->dst, ctxt->eflags);
2172 break;
7de75248
NK		 2173 case 0xab:
2174 bts: /* bts */
e4e03ded
LV		 2175 /* only subword offset */
2176 c->src.val &= (c->dst.bytes << 3) - 1;
05f086f8 2177 emulate_2op_SrcV_nobyte("bts", c->src, c->dst, ctxt->eflags);
7de75248 2178 break;
9bf8ea42
GT		 2179 case 0xac: /* shrd imm8, r, r/m */
2180 case 0xad: /* shrd cl, r, r/m */
2181 emulate_2op_cl("shrd", c->src2, c->src, c->dst, ctxt->eflags);
2182 break;
2a7c5b8b
GC		 2183 case 0xae: /* clflush */
2184 break;
6aa8b732
AK		 2185 case 0xb0 ... 0xb1: /* cmpxchg */
2186 /*
2187 * Save real source value, then compare EAX against
2188 * destination.
2189 */
e4e03ded
LV		 2190 c->src.orig_val = c->src.val;
2191 c->src.val = c->regs[VCPU_REGS_RAX];
05f086f8
LV		 2192 emulate_2op_SrcV("cmp", c->src, c->dst, ctxt->eflags);
2193 if (ctxt->eflags & EFLG_ZF) {
6aa8b732 2194 /* Success: write back to memory. */
e4e03ded 2195 c->dst.val = c->src.orig_val;
6aa8b732
AK		 2196 } else {
2197 /* Failure: write the value we saw to EAX. */
e4e03ded
LV		 2198 c->dst.type = OP_REG;
2199 c->dst.ptr = (unsigned long *)&c->regs[VCPU_REGS_RAX];
6aa8b732
AK		 2200 }
2201 break;
6aa8b732
AK		 2202 case 0xb3:
2203 btr: /* btr */
e4e03ded
LV		 2204 /* only subword offset */
2205 c->src.val &= (c->dst.bytes << 3) - 1;
05f086f8 2206 emulate_2op_SrcV_nobyte("btr", c->src, c->dst, ctxt->eflags);
6aa8b732 2207 break;
6aa8b732 2208 case 0xb6 ... 0xb7: /* movzx */
e4e03ded
LV		 2209 c->dst.bytes = c->op_bytes;
2210 c->dst.val = (c->d & ByteOp) ? (u8) c->src.val
2211 : (u16) c->src.val;
6aa8b732 2212 break;
6aa8b732 2213 case 0xba: /* Grp8 */
e4e03ded 2214 switch (c->modrm_reg & 3) {
6aa8b732
AK		 2215 case 0:
2216 goto bt;
2217 case 1:
2218 goto bts;
2219 case 2:
2220 goto btr;
2221 case 3:
2222 goto btc;
2223 }
2224 break;
7de75248
NK		 2225 case 0xbb:
2226 btc: /* btc */
e4e03ded
LV		 2227 /* only subword offset */
2228 c->src.val &= (c->dst.bytes << 3) - 1;
05f086f8 2229 emulate_2op_SrcV_nobyte("btc", c->src, c->dst, ctxt->eflags);
7de75248 2230 break;
6aa8b732 2231 case 0xbe ... 0xbf: /* movsx */
e4e03ded
LV		 2232 c->dst.bytes = c->op_bytes;
2233 c->dst.val = (c->d & ByteOp) ? (s8) c->src.val :
2234 (s16) c->src.val;
6aa8b732 2235 break;
a012e65a 2236 case 0xc3: /* movnti */
e4e03ded
LV		 2237 c->dst.bytes = c->op_bytes;
2238 c->dst.val = (c->op_bytes == 4) ? (u32) c->src.val :
2239 (u64) c->src.val;
a012e65a 2240 break;
6aa8b732 2241 case 0xc7: /* Grp9 (cmpxchg8b) */
e8d8d7fe 2242 rc = emulate_grp9(ctxt, ops, memop);
8cdbd2c9
LV		 2243 if (rc != 0)
2244 goto done;
018a98db 2245 c->dst.type = OP_NONE;
8cdbd2c9 2246 break;
6aa8b732
AK		 2247 }
2248 goto writeback;
2249
2250cannot_emulate:
e4e03ded 2251 DPRINTF("Cannot emulate %02x\n", c->b);
3427318f 2252 c->eip = saved_eip;
6aa8b732
AK		 2253 return -1;
2254}
ubuntu-bionic-kernel mirror