]>
Commit | Line | Data |
---|---|---|
b2441318 | 1 | // SPDX-License-Identifier: GPL-2.0 |
3aa88cdf | 2 | /* |
eec1d4fa | 3 | * AMD NUMA support. |
1da177e4 | 4 | * Discover the memory map and associated nodes. |
3aa88cdf | 5 | * |
eec1d4fa | 6 | * This version reads it directly from the AMD northbridge. |
3aa88cdf | 7 | * |
1da177e4 LT |
8 | * Copyright 2002,2003 Andi Kleen, SuSE Labs. |
9 | */ | |
10 | #include <linux/kernel.h> | |
11 | #include <linux/init.h> | |
12 | #include <linux/string.h> | |
1da177e4 | 13 | #include <linux/nodemask.h> |
a9ce6bc1 | 14 | #include <linux/memblock.h> |
2706a0bf | 15 | #include <linux/bootmem.h> |
a9ce6bc1 | 16 | |
1da177e4 LT |
17 | #include <asm/io.h> |
18 | #include <linux/pci_ids.h> | |
cbf9bd60 | 19 | #include <linux/acpi.h> |
1da177e4 LT |
20 | #include <asm/types.h> |
21 | #include <asm/mmzone.h> | |
22 | #include <asm/proto.h> | |
66441bd3 | 23 | #include <asm/e820/api.h> |
1da177e4 LT |
24 | #include <asm/pci-direct.h> |
25 | #include <asm/numa.h> | |
cbf9bd60 YL |
26 | #include <asm/mpspec.h> |
27 | #include <asm/apic.h> | |
23ac4ae8 | 28 | #include <asm/amd_nb.h> |
1da177e4 | 29 | |
f51bf307 | 30 | static unsigned char __initdata nodeids[8]; |
8ee2debc | 31 | |
1da177e4 LT |
32 | static __init int find_northbridge(void) |
33 | { | |
3aa88cdf | 34 | int num; |
1da177e4 | 35 | |
3aa88cdf | 36 | for (num = 0; num < 32; num++) { |
1da177e4 | 37 | u32 header; |
3aa88cdf CM |
38 | |
39 | header = read_pci_config(0, num, 0, 0x00); | |
bb4a1d64 JD |
40 | if (header != (PCI_VENDOR_ID_AMD | (0x1100<<16)) && |
41 | header != (PCI_VENDOR_ID_AMD | (0x1200<<16)) && | |
42 | header != (PCI_VENDOR_ID_AMD | (0x1300<<16))) | |
3aa88cdf | 43 | continue; |
1da177e4 | 44 | |
3aa88cdf | 45 | header = read_pci_config(0, num, 1, 0x00); |
bb4a1d64 JD |
46 | if (header != (PCI_VENDOR_ID_AMD | (0x1101<<16)) && |
47 | header != (PCI_VENDOR_ID_AMD | (0x1201<<16)) && | |
48 | header != (PCI_VENDOR_ID_AMD | (0x1301<<16))) | |
3aa88cdf CM |
49 | continue; |
50 | return num; | |
51 | } | |
1da177e4 | 52 | |
940fed2e | 53 | return -ENOENT; |
1da177e4 LT |
54 | } |
55 | ||
940fed2e | 56 | int __init amd_numa_init(void) |
8ee2debc | 57 | { |
2706a0bf TH |
58 | u64 start = PFN_PHYS(0); |
59 | u64 end = PFN_PHYS(max_pfn); | |
8ee2debc | 60 | unsigned numnodes; |
2706a0bf | 61 | u64 prevbase; |
45fe6c78 | 62 | int i, j, nb; |
d34c0895 | 63 | u32 nodeid, reg; |
45fe6c78 | 64 | unsigned int bits, cores, apicid_base; |
1da177e4 | 65 | |
0637a70a | 66 | if (!early_pci_allowed()) |
940fed2e | 67 | return -EINVAL; |
0637a70a | 68 | |
3aa88cdf CM |
69 | nb = find_northbridge(); |
70 | if (nb < 0) | |
1da177e4 LT |
71 | return nb; |
72 | ||
1af5ba51 | 73 | pr_info("Scanning NUMA topology in Northbridge %d\n", nb); |
1da177e4 | 74 | |
3aa88cdf | 75 | reg = read_pci_config(0, nb, 0, 0x60); |
1da177e4 | 76 | numnodes = ((reg >> 4) & 0xF) + 1; |
3bea9c97 | 77 | if (numnodes <= 1) |
940fed2e | 78 | return -ENOENT; |
1da177e4 | 79 | |
8ee2debc | 80 | pr_info("Number of physical nodes %d\n", numnodes); |
1da177e4 | 81 | |
1da177e4 | 82 | prevbase = 0; |
3aa88cdf | 83 | for (i = 0; i < 8; i++) { |
2706a0bf | 84 | u64 base, limit; |
3aa88cdf | 85 | |
1da177e4 LT |
86 | base = read_pci_config(0, nb, 1, 0x40 + i*8); |
87 | limit = read_pci_config(0, nb, 1, 0x44 + i*8); | |
88 | ||
f51bf307 | 89 | nodeids[i] = nodeid = limit & 7; |
3aa88cdf | 90 | if ((base & 3) == 0) { |
1da177e4 | 91 | if (i < numnodes) |
1af5ba51 | 92 | pr_info("Skipping disabled node %d\n", i); |
1da177e4 | 93 | continue; |
3aa88cdf | 94 | } |
1da177e4 | 95 | if (nodeid >= numnodes) { |
2706a0bf | 96 | pr_info("Ignoring excess node %d (%Lx:%Lx)\n", nodeid, |
1af5ba51 | 97 | base, limit); |
1da177e4 | 98 | continue; |
3aa88cdf | 99 | } |
1da177e4 | 100 | |
3aa88cdf | 101 | if (!limit) { |
2706a0bf | 102 | pr_info("Skipping node entry %d (base %Lx)\n", |
1af5ba51 | 103 | i, base); |
1da177e4 LT |
104 | continue; |
105 | } | |
106 | if ((base >> 8) & 3 || (limit >> 8) & 3) { | |
2706a0bf | 107 | pr_err("Node %d using interleaving mode %Lx/%Lx\n", |
1af5ba51 | 108 | nodeid, (base >> 8) & 3, (limit >> 8) & 3); |
940fed2e | 109 | return -EINVAL; |
3aa88cdf | 110 | } |
4697bdcc | 111 | if (node_isset(nodeid, numa_nodes_parsed)) { |
1af5ba51 DR |
112 | pr_info("Node %d already present, skipping\n", |
113 | nodeid); | |
1da177e4 LT |
114 | continue; |
115 | } | |
116 | ||
3aa88cdf | 117 | limit >>= 16; |
ffd10a2b | 118 | limit++; |
7e9a2f0a | 119 | limit <<= 24; |
1da177e4 | 120 | |
8ee2debc DR |
121 | if (limit > end) |
122 | limit = end; | |
1da177e4 | 123 | if (limit <= base) |
3aa88cdf CM |
124 | continue; |
125 | ||
1da177e4 | 126 | base >>= 16; |
3aa88cdf CM |
127 | base <<= 24; |
128 | ||
129 | if (base < start) | |
130 | base = start; | |
131 | if (limit > end) | |
132 | limit = end; | |
133 | if (limit == base) { | |
1af5ba51 | 134 | pr_err("Empty node %d\n", nodeid); |
3aa88cdf | 135 | continue; |
1da177e4 | 136 | } |
3aa88cdf | 137 | if (limit < base) { |
2706a0bf | 138 | pr_err("Node %d bogus settings %Lx-%Lx.\n", |
3aa88cdf | 139 | nodeid, base, limit); |
1da177e4 | 140 | continue; |
3aa88cdf CM |
141 | } |
142 | ||
1da177e4 | 143 | /* Could sort here, but pun for now. Should not happen anyroads. */ |
3aa88cdf | 144 | if (prevbase > base) { |
2706a0bf | 145 | pr_err("Node map not sorted %Lx,%Lx\n", |
3aa88cdf | 146 | prevbase, base); |
940fed2e | 147 | return -EINVAL; |
1da177e4 | 148 | } |
3aa88cdf | 149 | |
2706a0bf | 150 | pr_info("Node %d MemBase %016Lx Limit %016Lx\n", |
1af5ba51 | 151 | nodeid, base, limit); |
3aa88cdf | 152 | |
1da177e4 | 153 | prevbase = base; |
91556237 | 154 | numa_add_memblk(nodeid, base, limit); |
92d4a437 | 155 | node_set(nodeid, numa_nodes_parsed); |
3aa88cdf | 156 | } |
1da177e4 | 157 | |
4697bdcc | 158 | if (!nodes_weight(numa_nodes_parsed)) |
940fed2e | 159 | return -ENOENT; |
45fe6c78 TH |
160 | |
161 | /* | |
162 | * We seem to have valid NUMA configuration. Map apicids to nodes | |
163 | * using the coreid bits from early_identify_cpu. | |
164 | */ | |
165 | bits = boot_cpu_data.x86_coreid_bits; | |
166 | cores = 1 << bits; | |
167 | apicid_base = 0; | |
168 | ||
a91bf718 BH |
169 | /* |
170 | * get boot-time SMP configuration: | |
171 | */ | |
172 | early_get_smp_config(); | |
173 | ||
45fe6c78 TH |
174 | if (boot_cpu_physical_apicid > 0) { |
175 | pr_info("BSP APIC ID: %02x\n", boot_cpu_physical_apicid); | |
176 | apicid_base = boot_cpu_physical_apicid; | |
177 | } | |
178 | ||
92d4a437 | 179 | for_each_node_mask(i, numa_nodes_parsed) |
45fe6c78 TH |
180 | for (j = apicid_base; j < cores + apicid_base; j++) |
181 | set_apicid_to_node((i << bits) + j, i); | |
182 | ||
8ee2debc DR |
183 | return 0; |
184 | } |