]>
Commit | Line | Data |
---|---|---|
1da177e4 | 1 | /* |
1da177e4 LT |
2 | * Re-map IO memory to kernel address space so that we can access it. |
3 | * This is needed for high PCI addresses that aren't mapped in the | |
4 | * 640k-1MB IO memory area on PC's | |
5 | * | |
6 | * (C) Copyright 1995 1996 Linus Torvalds | |
7 | */ | |
8 | ||
e9332cac | 9 | #include <linux/bootmem.h> |
1da177e4 | 10 | #include <linux/init.h> |
a148ecfd | 11 | #include <linux/io.h> |
3cbd09e4 TG |
12 | #include <linux/module.h> |
13 | #include <linux/slab.h> | |
14 | #include <linux/vmalloc.h> | |
d61fc448 | 15 | #include <linux/mmiotrace.h> |
3cbd09e4 | 16 | |
1da177e4 | 17 | #include <asm/cacheflush.h> |
3cbd09e4 TG |
18 | #include <asm/e820.h> |
19 | #include <asm/fixmap.h> | |
1da177e4 | 20 | #include <asm/pgtable.h> |
3cbd09e4 | 21 | #include <asm/tlbflush.h> |
f6df72e7 | 22 | #include <asm/pgalloc.h> |
d7677d40 | 23 | #include <asm/pat.h> |
1da177e4 | 24 | |
240d3a7c TG |
25 | #ifdef CONFIG_X86_64 |
26 | ||
59ea7463 | 27 | static inline int phys_addr_valid(unsigned long addr) |
240d3a7c | 28 | { |
59ea7463 | 29 | return addr < (1UL << boot_cpu_data.x86_phys_bits); |
240d3a7c | 30 | } |
240d3a7c | 31 | |
59ea7463 | 32 | unsigned long __phys_addr(unsigned long x) |
e3100c82 | 33 | { |
59ea7463 JS |
34 | if (x >= __START_KERNEL_map) { |
35 | x -= __START_KERNEL_map; | |
36 | VIRTUAL_BUG_ON(x >= KERNEL_IMAGE_SIZE); | |
37 | x += phys_base; | |
38 | } else { | |
39 | VIRTUAL_BUG_ON(x < PAGE_OFFSET); | |
40 | x -= PAGE_OFFSET; | |
41 | VIRTUAL_BUG_ON(system_state == SYSTEM_BOOTING ? x > MAXMEM : | |
42 | !phys_addr_valid(x)); | |
43 | } | |
44 | return x; | |
e3100c82 | 45 | } |
59ea7463 | 46 | EXPORT_SYMBOL(__phys_addr); |
e3100c82 | 47 | |
af5c2bd1 VN |
48 | bool __virt_addr_valid(unsigned long x) |
49 | { | |
50 | if (x >= __START_KERNEL_map) { | |
51 | x -= __START_KERNEL_map; | |
52 | if (x >= KERNEL_IMAGE_SIZE) | |
53 | return false; | |
54 | x += phys_base; | |
55 | } else { | |
56 | if (x < PAGE_OFFSET) | |
57 | return false; | |
58 | x -= PAGE_OFFSET; | |
59 | if (system_state == SYSTEM_BOOTING ? | |
60 | x > MAXMEM : !phys_addr_valid(x)) { | |
61 | return false; | |
62 | } | |
63 | } | |
64 | ||
65 | return pfn_valid(x >> PAGE_SHIFT); | |
66 | } | |
67 | EXPORT_SYMBOL(__virt_addr_valid); | |
68 | ||
e3100c82 TG |
69 | #else |
70 | ||
71 | static inline int phys_addr_valid(unsigned long addr) | |
72 | { | |
73 | return 1; | |
74 | } | |
75 | ||
a1bf9631 | 76 | #ifdef CONFIG_DEBUG_VIRTUAL |
59ea7463 JS |
77 | unsigned long __phys_addr(unsigned long x) |
78 | { | |
79 | /* VMALLOC_* aren't constants; not available at the boot time */ | |
af5c2bd1 VN |
80 | VIRTUAL_BUG_ON(x < PAGE_OFFSET); |
81 | VIRTUAL_BUG_ON(system_state != SYSTEM_BOOTING && | |
82 | is_vmalloc_addr((void *) x)); | |
59ea7463 JS |
83 | return x - PAGE_OFFSET; |
84 | } | |
85 | EXPORT_SYMBOL(__phys_addr); | |
a1bf9631 | 86 | #endif |
59ea7463 | 87 | |
af5c2bd1 VN |
88 | bool __virt_addr_valid(unsigned long x) |
89 | { | |
90 | if (x < PAGE_OFFSET) | |
91 | return false; | |
92 | if (system_state != SYSTEM_BOOTING && is_vmalloc_addr((void *) x)) | |
93 | return false; | |
94 | return pfn_valid((x - PAGE_OFFSET) >> PAGE_SHIFT); | |
95 | } | |
96 | EXPORT_SYMBOL(__virt_addr_valid); | |
97 | ||
240d3a7c TG |
98 | #endif |
99 | ||
5f5192b9 TG |
100 | int page_is_ram(unsigned long pagenr) |
101 | { | |
756a6c68 | 102 | resource_size_t addr, end; |
5f5192b9 TG |
103 | int i; |
104 | ||
d8a9e6a5 AV |
105 | /* |
106 | * A special case is the first 4Kb of memory; | |
107 | * This is a BIOS owned area, not kernel ram, but generally | |
108 | * not listed as such in the E820 table. | |
109 | */ | |
110 | if (pagenr == 0) | |
111 | return 0; | |
112 | ||
156fbc3f AV |
113 | /* |
114 | * Second special case: Some BIOSen report the PC BIOS | |
115 | * area (640->1Mb) as ram even though it is not. | |
116 | */ | |
117 | if (pagenr >= (BIOS_BEGIN >> PAGE_SHIFT) && | |
118 | pagenr < (BIOS_END >> PAGE_SHIFT)) | |
119 | return 0; | |
d8a9e6a5 | 120 | |
5f5192b9 TG |
121 | for (i = 0; i < e820.nr_map; i++) { |
122 | /* | |
123 | * Not usable memory: | |
124 | */ | |
125 | if (e820.map[i].type != E820_RAM) | |
126 | continue; | |
5f5192b9 TG |
127 | addr = (e820.map[i].addr + PAGE_SIZE-1) >> PAGE_SHIFT; |
128 | end = (e820.map[i].addr + e820.map[i].size) >> PAGE_SHIFT; | |
950f9d95 | 129 | |
950f9d95 | 130 | |
5f5192b9 TG |
131 | if ((pagenr >= addr) && (pagenr < end)) |
132 | return 1; | |
133 | } | |
134 | return 0; | |
135 | } | |
136 | ||
e9332cac TG |
137 | /* |
138 | * Fix up the linear direct mapping of the kernel to avoid cache attribute | |
139 | * conflicts. | |
140 | */ | |
3a96ce8c | 141 | int ioremap_change_attr(unsigned long vaddr, unsigned long size, |
142 | unsigned long prot_val) | |
e9332cac | 143 | { |
d806e5ee | 144 | unsigned long nrpages = size >> PAGE_SHIFT; |
93809be8 | 145 | int err; |
e9332cac | 146 | |
3a96ce8c | 147 | switch (prot_val) { |
148 | case _PAGE_CACHE_UC: | |
d806e5ee | 149 | default: |
1219333d | 150 | err = _set_memory_uc(vaddr, nrpages); |
d806e5ee | 151 | break; |
b310f381 | 152 | case _PAGE_CACHE_WC: |
153 | err = _set_memory_wc(vaddr, nrpages); | |
154 | break; | |
3a96ce8c | 155 | case _PAGE_CACHE_WB: |
1219333d | 156 | err = _set_memory_wb(vaddr, nrpages); |
d806e5ee TG |
157 | break; |
158 | } | |
e9332cac TG |
159 | |
160 | return err; | |
161 | } | |
162 | ||
1da177e4 LT |
163 | /* |
164 | * Remap an arbitrary physical address space into the kernel virtual | |
165 | * address space. Needed when the kernel wants to access high addresses | |
166 | * directly. | |
167 | * | |
168 | * NOTE! We need to allow non-page-aligned mappings too: we will obviously | |
169 | * have to convert them into an offset in a page-aligned mapping, but the | |
170 | * caller shouldn't need to know that small detail. | |
171 | */ | |
23016969 CL |
172 | static void __iomem *__ioremap_caller(resource_size_t phys_addr, |
173 | unsigned long size, unsigned long prot_val, void *caller) | |
1da177e4 | 174 | { |
756a6c68 IM |
175 | unsigned long pfn, offset, vaddr; |
176 | resource_size_t last_addr; | |
87e547fe PP |
177 | const resource_size_t unaligned_phys_addr = phys_addr; |
178 | const unsigned long unaligned_size = size; | |
91eebf40 | 179 | struct vm_struct *area; |
d7677d40 | 180 | unsigned long new_prot_val; |
d806e5ee | 181 | pgprot_t prot; |
dee7cbb2 | 182 | int retval; |
d61fc448 | 183 | void __iomem *ret_addr; |
1da177e4 LT |
184 | |
185 | /* Don't allow wraparound or zero size */ | |
186 | last_addr = phys_addr + size - 1; | |
187 | if (!size || last_addr < phys_addr) | |
188 | return NULL; | |
189 | ||
e3100c82 | 190 | if (!phys_addr_valid(phys_addr)) { |
6997ab49 | 191 | printk(KERN_WARNING "ioremap: invalid physical address %llx\n", |
4c8337ac | 192 | (unsigned long long)phys_addr); |
e3100c82 TG |
193 | WARN_ON_ONCE(1); |
194 | return NULL; | |
195 | } | |
196 | ||
1da177e4 LT |
197 | /* |
198 | * Don't remap the low PCI/ISA area, it's always mapped.. | |
199 | */ | |
bcc643dc | 200 | if (is_ISA_range(phys_addr, last_addr)) |
4b40fcee | 201 | return (__force void __iomem *)phys_to_virt(phys_addr); |
1da177e4 | 202 | |
379daf62 SS |
203 | /* |
204 | * Check if the request spans more than any BAR in the iomem resource | |
205 | * tree. | |
206 | */ | |
8808500f IM |
207 | WARN_ONCE(iomem_map_sanity_check(phys_addr, size), |
208 | KERN_INFO "Info: mapping multiple BARs. Your kernel is fine."); | |
379daf62 | 209 | |
1da177e4 LT |
210 | /* |
211 | * Don't allow anybody to remap normal RAM that we're using.. | |
212 | */ | |
cb8ab687 AS |
213 | for (pfn = phys_addr >> PAGE_SHIFT; |
214 | (pfn << PAGE_SHIFT) < (last_addr & PAGE_MASK); | |
215 | pfn++) { | |
bdd3cee2 | 216 | |
ba748d22 IM |
217 | int is_ram = page_is_ram(pfn); |
218 | ||
219 | if (is_ram && pfn_valid(pfn) && !PageReserved(pfn_to_page(pfn))) | |
266b9f87 | 220 | return NULL; |
ba748d22 | 221 | WARN_ON_ONCE(is_ram); |
1da177e4 LT |
222 | } |
223 | ||
d7677d40 | 224 | /* |
225 | * Mappings have to be page-aligned | |
226 | */ | |
227 | offset = phys_addr & ~PAGE_MASK; | |
228 | phys_addr &= PAGE_MASK; | |
229 | size = PAGE_ALIGN(last_addr+1) - phys_addr; | |
230 | ||
e213e877 | 231 | retval = reserve_memtype(phys_addr, (u64)phys_addr + size, |
dee7cbb2 VP |
232 | prot_val, &new_prot_val); |
233 | if (retval) { | |
b450e5e8 | 234 | pr_debug("Warning: reserve_memtype returned %d\n", retval); |
dee7cbb2 VP |
235 | return NULL; |
236 | } | |
237 | ||
238 | if (prot_val != new_prot_val) { | |
d7677d40 | 239 | /* |
240 | * Do not fallback to certain memory types with certain | |
241 | * requested type: | |
de33c442 SS |
242 | * - request is uc-, return cannot be write-back |
243 | * - request is uc-, return cannot be write-combine | |
b310f381 | 244 | * - request is write-combine, return cannot be write-back |
d7677d40 | 245 | */ |
de33c442 | 246 | if ((prot_val == _PAGE_CACHE_UC_MINUS && |
b310f381 | 247 | (new_prot_val == _PAGE_CACHE_WB || |
248 | new_prot_val == _PAGE_CACHE_WC)) || | |
249 | (prot_val == _PAGE_CACHE_WC && | |
d7677d40 | 250 | new_prot_val == _PAGE_CACHE_WB)) { |
b450e5e8 | 251 | pr_debug( |
6997ab49 | 252 | "ioremap error for 0x%llx-0x%llx, requested 0x%lx, got 0x%lx\n", |
4c8337ac RD |
253 | (unsigned long long)phys_addr, |
254 | (unsigned long long)(phys_addr + size), | |
6997ab49 | 255 | prot_val, new_prot_val); |
d7677d40 | 256 | free_memtype(phys_addr, phys_addr + size); |
257 | return NULL; | |
258 | } | |
259 | prot_val = new_prot_val; | |
260 | } | |
261 | ||
3a96ce8c | 262 | switch (prot_val) { |
263 | case _PAGE_CACHE_UC: | |
d806e5ee | 264 | default: |
be43d728 | 265 | prot = PAGE_KERNEL_IO_NOCACHE; |
d806e5ee | 266 | break; |
de33c442 | 267 | case _PAGE_CACHE_UC_MINUS: |
be43d728 | 268 | prot = PAGE_KERNEL_IO_UC_MINUS; |
de33c442 | 269 | break; |
b310f381 | 270 | case _PAGE_CACHE_WC: |
be43d728 | 271 | prot = PAGE_KERNEL_IO_WC; |
b310f381 | 272 | break; |
3a96ce8c | 273 | case _PAGE_CACHE_WB: |
be43d728 | 274 | prot = PAGE_KERNEL_IO; |
d806e5ee TG |
275 | break; |
276 | } | |
a148ecfd | 277 | |
1da177e4 LT |
278 | /* |
279 | * Ok, go for it.. | |
280 | */ | |
23016969 | 281 | area = get_vm_area_caller(size, VM_IOREMAP, caller); |
1da177e4 LT |
282 | if (!area) |
283 | return NULL; | |
284 | area->phys_addr = phys_addr; | |
e66aadbe TG |
285 | vaddr = (unsigned long) area->addr; |
286 | if (ioremap_page_range(vaddr, vaddr + size, phys_addr, prot)) { | |
d7677d40 | 287 | free_memtype(phys_addr, phys_addr + size); |
b16bf712 | 288 | free_vm_area(area); |
1da177e4 LT |
289 | return NULL; |
290 | } | |
e9332cac | 291 | |
3a96ce8c | 292 | if (ioremap_change_attr(vaddr, size, prot_val) < 0) { |
d7677d40 | 293 | free_memtype(phys_addr, phys_addr + size); |
e66aadbe | 294 | vunmap(area->addr); |
e9332cac TG |
295 | return NULL; |
296 | } | |
297 | ||
d61fc448 | 298 | ret_addr = (void __iomem *) (vaddr + offset); |
87e547fe | 299 | mmiotrace_ioremap(unaligned_phys_addr, unaligned_size, ret_addr); |
d61fc448 PP |
300 | |
301 | return ret_addr; | |
1da177e4 | 302 | } |
1da177e4 LT |
303 | |
304 | /** | |
305 | * ioremap_nocache - map bus memory into CPU space | |
306 | * @offset: bus address of the memory | |
307 | * @size: size of the resource to map | |
308 | * | |
309 | * ioremap_nocache performs a platform specific sequence of operations to | |
310 | * make bus memory CPU accessible via the readb/readw/readl/writeb/ | |
311 | * writew/writel functions and the other mmio helpers. The returned | |
312 | * address is not guaranteed to be usable directly as a virtual | |
91eebf40 | 313 | * address. |
1da177e4 LT |
314 | * |
315 | * This version of ioremap ensures that the memory is marked uncachable | |
316 | * on the CPU as well as honouring existing caching rules from things like | |
91eebf40 | 317 | * the PCI bus. Note that there are other caches and buffers on many |
1da177e4 LT |
318 | * busses. In particular driver authors should read up on PCI writes |
319 | * | |
320 | * It's useful if some control registers are in such an area and | |
321 | * write combining or read caching is not desirable: | |
91eebf40 | 322 | * |
1da177e4 LT |
323 | * Must be freed with iounmap. |
324 | */ | |
b9e76a00 | 325 | void __iomem *ioremap_nocache(resource_size_t phys_addr, unsigned long size) |
1da177e4 | 326 | { |
de33c442 SS |
327 | /* |
328 | * Ideally, this should be: | |
499f8f84 | 329 | * pat_enabled ? _PAGE_CACHE_UC : _PAGE_CACHE_UC_MINUS; |
de33c442 SS |
330 | * |
331 | * Till we fix all X drivers to use ioremap_wc(), we will use | |
332 | * UC MINUS. | |
333 | */ | |
334 | unsigned long val = _PAGE_CACHE_UC_MINUS; | |
335 | ||
336 | return __ioremap_caller(phys_addr, size, val, | |
23016969 | 337 | __builtin_return_address(0)); |
1da177e4 | 338 | } |
129f6946 | 339 | EXPORT_SYMBOL(ioremap_nocache); |
1da177e4 | 340 | |
b310f381 | 341 | /** |
342 | * ioremap_wc - map memory into CPU space write combined | |
343 | * @offset: bus address of the memory | |
344 | * @size: size of the resource to map | |
345 | * | |
346 | * This version of ioremap ensures that the memory is marked write combining. | |
347 | * Write combining allows faster writes to some hardware devices. | |
348 | * | |
349 | * Must be freed with iounmap. | |
350 | */ | |
d639bab8 | 351 | void __iomem *ioremap_wc(resource_size_t phys_addr, unsigned long size) |
b310f381 | 352 | { |
499f8f84 | 353 | if (pat_enabled) |
23016969 CL |
354 | return __ioremap_caller(phys_addr, size, _PAGE_CACHE_WC, |
355 | __builtin_return_address(0)); | |
b310f381 | 356 | else |
357 | return ioremap_nocache(phys_addr, size); | |
358 | } | |
359 | EXPORT_SYMBOL(ioremap_wc); | |
360 | ||
b9e76a00 | 361 | void __iomem *ioremap_cache(resource_size_t phys_addr, unsigned long size) |
5f868152 | 362 | { |
23016969 CL |
363 | return __ioremap_caller(phys_addr, size, _PAGE_CACHE_WB, |
364 | __builtin_return_address(0)); | |
5f868152 TG |
365 | } |
366 | EXPORT_SYMBOL(ioremap_cache); | |
367 | ||
a361ee5c VP |
368 | static void __iomem *ioremap_default(resource_size_t phys_addr, |
369 | unsigned long size) | |
370 | { | |
371 | unsigned long flags; | |
1d6cf1fe | 372 | void __iomem *ret; |
a361ee5c VP |
373 | int err; |
374 | ||
375 | /* | |
376 | * - WB for WB-able memory and no other conflicting mappings | |
377 | * - UC_MINUS for non-WB-able memory with no other conflicting mappings | |
378 | * - Inherit from confliting mappings otherwise | |
379 | */ | |
380 | err = reserve_memtype(phys_addr, phys_addr + size, -1, &flags); | |
381 | if (err < 0) | |
382 | return NULL; | |
383 | ||
1d6cf1fe HH |
384 | ret = __ioremap_caller(phys_addr, size, flags, |
385 | __builtin_return_address(0)); | |
a361ee5c VP |
386 | |
387 | free_memtype(phys_addr, phys_addr + size); | |
1d6cf1fe | 388 | return ret; |
a361ee5c VP |
389 | } |
390 | ||
28b2ee20 RR |
391 | void __iomem *ioremap_prot(resource_size_t phys_addr, unsigned long size, |
392 | unsigned long prot_val) | |
393 | { | |
394 | return __ioremap_caller(phys_addr, size, (prot_val & _PAGE_CACHE_MASK), | |
395 | __builtin_return_address(0)); | |
396 | } | |
397 | EXPORT_SYMBOL(ioremap_prot); | |
398 | ||
bf5421c3 AK |
399 | /** |
400 | * iounmap - Free a IO remapping | |
401 | * @addr: virtual address from ioremap_* | |
402 | * | |
403 | * Caller must ensure there is only one unmapping for the same pointer. | |
404 | */ | |
1da177e4 LT |
405 | void iounmap(volatile void __iomem *addr) |
406 | { | |
bf5421c3 | 407 | struct vm_struct *p, *o; |
c23a4e96 AM |
408 | |
409 | if ((void __force *)addr <= high_memory) | |
1da177e4 LT |
410 | return; |
411 | ||
412 | /* | |
413 | * __ioremap special-cases the PCI/ISA range by not instantiating a | |
414 | * vm_area and by simply returning an address into the kernel mapping | |
415 | * of ISA space. So handle that here. | |
416 | */ | |
6e92a5a6 TG |
417 | if ((void __force *)addr >= phys_to_virt(ISA_START_ADDRESS) && |
418 | (void __force *)addr < phys_to_virt(ISA_END_ADDRESS)) | |
1da177e4 LT |
419 | return; |
420 | ||
91eebf40 TG |
421 | addr = (volatile void __iomem *) |
422 | (PAGE_MASK & (unsigned long __force)addr); | |
bf5421c3 | 423 | |
d61fc448 PP |
424 | mmiotrace_iounmap(addr); |
425 | ||
bf5421c3 AK |
426 | /* Use the vm area unlocked, assuming the caller |
427 | ensures there isn't another iounmap for the same address | |
428 | in parallel. Reuse of the virtual address is prevented by | |
429 | leaving it in the global lists until we're done with it. | |
430 | cpa takes care of the direct mappings. */ | |
431 | read_lock(&vmlist_lock); | |
432 | for (p = vmlist; p; p = p->next) { | |
6e92a5a6 | 433 | if (p->addr == (void __force *)addr) |
bf5421c3 AK |
434 | break; |
435 | } | |
436 | read_unlock(&vmlist_lock); | |
437 | ||
438 | if (!p) { | |
91eebf40 | 439 | printk(KERN_ERR "iounmap: bad address %p\n", addr); |
c23a4e96 | 440 | dump_stack(); |
bf5421c3 | 441 | return; |
1da177e4 LT |
442 | } |
443 | ||
d7677d40 | 444 | free_memtype(p->phys_addr, p->phys_addr + get_vm_area_size(p)); |
445 | ||
bf5421c3 | 446 | /* Finally remove it */ |
6e92a5a6 | 447 | o = remove_vm_area((void __force *)addr); |
bf5421c3 | 448 | BUG_ON(p != o || o == NULL); |
91eebf40 | 449 | kfree(p); |
1da177e4 | 450 | } |
129f6946 | 451 | EXPORT_SYMBOL(iounmap); |
1da177e4 | 452 | |
e045fb2a | 453 | /* |
454 | * Convert a physical pointer to a virtual kernel pointer for /dev/mem | |
455 | * access | |
456 | */ | |
457 | void *xlate_dev_mem_ptr(unsigned long phys) | |
458 | { | |
459 | void *addr; | |
460 | unsigned long start = phys & PAGE_MASK; | |
461 | ||
462 | /* If page is RAM, we can use __va. Otherwise ioremap and unmap. */ | |
463 | if (page_is_ram(start >> PAGE_SHIFT)) | |
464 | return __va(phys); | |
465 | ||
ae94b807 | 466 | addr = (void __force *)ioremap_default(start, PAGE_SIZE); |
e045fb2a | 467 | if (addr) |
468 | addr = (void *)((unsigned long)addr | (phys & ~PAGE_MASK)); | |
469 | ||
470 | return addr; | |
471 | } | |
472 | ||
473 | void unxlate_dev_mem_ptr(unsigned long phys, void *addr) | |
474 | { | |
475 | if (page_is_ram(phys >> PAGE_SHIFT)) | |
476 | return; | |
477 | ||
478 | iounmap((void __iomem *)((unsigned long)addr & PAGE_MASK)); | |
479 | return; | |
480 | } | |
481 | ||
4b6e9f27 | 482 | static int __initdata early_ioremap_debug; |
d18d6d65 IM |
483 | |
484 | static int __init early_ioremap_debug_setup(char *str) | |
485 | { | |
486 | early_ioremap_debug = 1; | |
487 | ||
793b24a2 | 488 | return 0; |
d18d6d65 | 489 | } |
793b24a2 | 490 | early_param("early_ioremap_debug", early_ioremap_debug_setup); |
d18d6d65 | 491 | |
0947b2f3 | 492 | static __initdata int after_paging_init; |
a7bf0bd5 | 493 | static pte_t bm_pte[PAGE_SIZE/sizeof(pte_t)] __page_aligned_bss; |
0947b2f3 | 494 | |
551889a6 | 495 | static inline pmd_t * __init early_ioremap_pmd(unsigned long addr) |
0947b2f3 | 496 | { |
37cc8d7f JF |
497 | /* Don't assume we're using swapper_pg_dir at this point */ |
498 | pgd_t *base = __va(read_cr3()); | |
499 | pgd_t *pgd = &base[pgd_index(addr)]; | |
551889a6 IC |
500 | pud_t *pud = pud_offset(pgd, addr); |
501 | pmd_t *pmd = pmd_offset(pud, addr); | |
502 | ||
503 | return pmd; | |
0947b2f3 HY |
504 | } |
505 | ||
551889a6 | 506 | static inline pte_t * __init early_ioremap_pte(unsigned long addr) |
0947b2f3 | 507 | { |
551889a6 | 508 | return &bm_pte[pte_index(addr)]; |
0947b2f3 HY |
509 | } |
510 | ||
beacfaac | 511 | void __init early_ioremap_init(void) |
0947b2f3 | 512 | { |
551889a6 | 513 | pmd_t *pmd; |
0947b2f3 | 514 | |
d18d6d65 | 515 | if (early_ioremap_debug) |
adafdf6a | 516 | printk(KERN_INFO "early_ioremap_init()\n"); |
d18d6d65 | 517 | |
551889a6 | 518 | pmd = early_ioremap_pmd(fix_to_virt(FIX_BTMAP_BEGIN)); |
0947b2f3 | 519 | memset(bm_pte, 0, sizeof(bm_pte)); |
b6fbb669 | 520 | pmd_populate_kernel(&init_mm, pmd, bm_pte); |
551889a6 | 521 | |
0e3a9549 | 522 | /* |
551889a6 | 523 | * The boot-ioremap range spans multiple pmds, for which |
0e3a9549 IM |
524 | * we are not prepared: |
525 | */ | |
551889a6 | 526 | if (pmd != early_ioremap_pmd(fix_to_virt(FIX_BTMAP_END))) { |
0e3a9549 | 527 | WARN_ON(1); |
551889a6 IC |
528 | printk(KERN_WARNING "pmd %p != %p\n", |
529 | pmd, early_ioremap_pmd(fix_to_virt(FIX_BTMAP_END))); | |
91eebf40 | 530 | printk(KERN_WARNING "fix_to_virt(FIX_BTMAP_BEGIN): %08lx\n", |
551889a6 | 531 | fix_to_virt(FIX_BTMAP_BEGIN)); |
91eebf40 | 532 | printk(KERN_WARNING "fix_to_virt(FIX_BTMAP_END): %08lx\n", |
551889a6 | 533 | fix_to_virt(FIX_BTMAP_END)); |
91eebf40 TG |
534 | |
535 | printk(KERN_WARNING "FIX_BTMAP_END: %d\n", FIX_BTMAP_END); | |
536 | printk(KERN_WARNING "FIX_BTMAP_BEGIN: %d\n", | |
537 | FIX_BTMAP_BEGIN); | |
0e3a9549 | 538 | } |
0947b2f3 HY |
539 | } |
540 | ||
beacfaac | 541 | void __init early_ioremap_reset(void) |
0947b2f3 | 542 | { |
0947b2f3 | 543 | after_paging_init = 1; |
0947b2f3 HY |
544 | } |
545 | ||
beacfaac | 546 | static void __init __early_set_fixmap(enum fixed_addresses idx, |
0947b2f3 HY |
547 | unsigned long phys, pgprot_t flags) |
548 | { | |
551889a6 IC |
549 | unsigned long addr = __fix_to_virt(idx); |
550 | pte_t *pte; | |
0947b2f3 HY |
551 | |
552 | if (idx >= __end_of_fixed_addresses) { | |
553 | BUG(); | |
554 | return; | |
555 | } | |
beacfaac | 556 | pte = early_ioremap_pte(addr); |
4583ed51 | 557 | |
0947b2f3 | 558 | if (pgprot_val(flags)) |
551889a6 | 559 | set_pte(pte, pfn_pte(phys >> PAGE_SHIFT, flags)); |
0947b2f3 | 560 | else |
4f9c11dd | 561 | pte_clear(&init_mm, addr, pte); |
0947b2f3 HY |
562 | __flush_tlb_one(addr); |
563 | } | |
564 | ||
beacfaac | 565 | static inline void __init early_set_fixmap(enum fixed_addresses idx, |
14941779 | 566 | unsigned long phys, pgprot_t prot) |
0947b2f3 HY |
567 | { |
568 | if (after_paging_init) | |
14941779 | 569 | __set_fixmap(idx, phys, prot); |
0947b2f3 | 570 | else |
14941779 | 571 | __early_set_fixmap(idx, phys, prot); |
0947b2f3 HY |
572 | } |
573 | ||
beacfaac | 574 | static inline void __init early_clear_fixmap(enum fixed_addresses idx) |
0947b2f3 HY |
575 | { |
576 | if (after_paging_init) | |
577 | clear_fixmap(idx); | |
578 | else | |
beacfaac | 579 | __early_set_fixmap(idx, 0, __pgprot(0)); |
0947b2f3 HY |
580 | } |
581 | ||
1d6cf1fe | 582 | static void __iomem *prev_map[FIX_BTMAPS_SLOTS] __initdata; |
c1a2f4b1 | 583 | static unsigned long prev_size[FIX_BTMAPS_SLOTS] __initdata; |
d690b2af IM |
584 | static int __init check_early_ioremap_leak(void) |
585 | { | |
c1a2f4b1 YL |
586 | int count = 0; |
587 | int i; | |
588 | ||
589 | for (i = 0; i < FIX_BTMAPS_SLOTS; i++) | |
590 | if (prev_map[i]) | |
591 | count++; | |
592 | ||
593 | if (!count) | |
d690b2af | 594 | return 0; |
0c072bb4 | 595 | WARN(1, KERN_WARNING |
91eebf40 | 596 | "Debug warning: early ioremap leak of %d areas detected.\n", |
c1a2f4b1 | 597 | count); |
d690b2af | 598 | printk(KERN_WARNING |
0c072bb4 | 599 | "please boot with early_ioremap_debug and report the dmesg.\n"); |
d690b2af IM |
600 | |
601 | return 1; | |
602 | } | |
603 | late_initcall(check_early_ioremap_leak); | |
604 | ||
1d6cf1fe | 605 | static void __init __iomem *__early_ioremap(unsigned long phys_addr, unsigned long size, pgprot_t prot) |
1da177e4 LT |
606 | { |
607 | unsigned long offset, last_addr; | |
c1a2f4b1 | 608 | unsigned int nrpages; |
1b42f516 | 609 | enum fixed_addresses idx0, idx; |
c1a2f4b1 | 610 | int i, slot; |
1b42f516 IM |
611 | |
612 | WARN_ON(system_state != SYSTEM_BOOTING); | |
613 | ||
c1a2f4b1 YL |
614 | slot = -1; |
615 | for (i = 0; i < FIX_BTMAPS_SLOTS; i++) { | |
616 | if (!prev_map[i]) { | |
617 | slot = i; | |
618 | break; | |
619 | } | |
620 | } | |
621 | ||
622 | if (slot < 0) { | |
623 | printk(KERN_INFO "early_iomap(%08lx, %08lx) not found slot\n", | |
624 | phys_addr, size); | |
625 | WARN_ON(1); | |
626 | return NULL; | |
627 | } | |
628 | ||
d18d6d65 | 629 | if (early_ioremap_debug) { |
adafdf6a | 630 | printk(KERN_INFO "early_ioremap(%08lx, %08lx) [%d] => ", |
c1a2f4b1 | 631 | phys_addr, size, slot); |
d18d6d65 IM |
632 | dump_stack(); |
633 | } | |
1da177e4 LT |
634 | |
635 | /* Don't allow wraparound or zero size */ | |
636 | last_addr = phys_addr + size - 1; | |
bd796ed0 IM |
637 | if (!size || last_addr < phys_addr) { |
638 | WARN_ON(1); | |
1da177e4 | 639 | return NULL; |
bd796ed0 | 640 | } |
1da177e4 | 641 | |
c1a2f4b1 | 642 | prev_size[slot] = size; |
1da177e4 LT |
643 | /* |
644 | * Mappings have to be page-aligned | |
645 | */ | |
646 | offset = phys_addr & ~PAGE_MASK; | |
647 | phys_addr &= PAGE_MASK; | |
c613ec1a | 648 | size = PAGE_ALIGN(last_addr + 1) - phys_addr; |
1da177e4 LT |
649 | |
650 | /* | |
651 | * Mappings have to fit in the FIX_BTMAP area. | |
652 | */ | |
653 | nrpages = size >> PAGE_SHIFT; | |
bd796ed0 IM |
654 | if (nrpages > NR_FIX_BTMAPS) { |
655 | WARN_ON(1); | |
1da177e4 | 656 | return NULL; |
bd796ed0 | 657 | } |
1da177e4 LT |
658 | |
659 | /* | |
660 | * Ok, go for it.. | |
661 | */ | |
c1a2f4b1 | 662 | idx0 = FIX_BTMAP_BEGIN - NR_FIX_BTMAPS*slot; |
1b42f516 | 663 | idx = idx0; |
1da177e4 | 664 | while (nrpages > 0) { |
14941779 | 665 | early_set_fixmap(idx, phys_addr, prot); |
1da177e4 LT |
666 | phys_addr += PAGE_SIZE; |
667 | --idx; | |
668 | --nrpages; | |
669 | } | |
d18d6d65 IM |
670 | if (early_ioremap_debug) |
671 | printk(KERN_CONT "%08lx + %08lx\n", offset, fix_to_virt(idx0)); | |
1b42f516 | 672 | |
1d6cf1fe | 673 | prev_map[slot] = (void __iomem *)(offset + fix_to_virt(idx0)); |
c1a2f4b1 | 674 | return prev_map[slot]; |
1da177e4 LT |
675 | } |
676 | ||
14941779 | 677 | /* Remap an IO device */ |
1d6cf1fe | 678 | void __init __iomem *early_ioremap(unsigned long phys_addr, unsigned long size) |
14941779 JF |
679 | { |
680 | return __early_ioremap(phys_addr, size, PAGE_KERNEL_IO); | |
681 | } | |
682 | ||
683 | /* Remap memory */ | |
1d6cf1fe | 684 | void __init __iomem *early_memremap(unsigned long phys_addr, unsigned long size) |
14941779 JF |
685 | { |
686 | return __early_ioremap(phys_addr, size, PAGE_KERNEL); | |
687 | } | |
688 | ||
1d6cf1fe | 689 | void __init early_iounmap(void __iomem *addr, unsigned long size) |
1da177e4 LT |
690 | { |
691 | unsigned long virt_addr; | |
692 | unsigned long offset; | |
693 | unsigned int nrpages; | |
694 | enum fixed_addresses idx; | |
c1a2f4b1 YL |
695 | int i, slot; |
696 | ||
697 | slot = -1; | |
698 | for (i = 0; i < FIX_BTMAPS_SLOTS; i++) { | |
699 | if (prev_map[i] == addr) { | |
700 | slot = i; | |
701 | break; | |
702 | } | |
703 | } | |
1b42f516 | 704 | |
c1a2f4b1 YL |
705 | if (slot < 0) { |
706 | printk(KERN_INFO "early_iounmap(%p, %08lx) not found slot\n", | |
707 | addr, size); | |
708 | WARN_ON(1); | |
709 | return; | |
710 | } | |
711 | ||
712 | if (prev_size[slot] != size) { | |
713 | printk(KERN_INFO "early_iounmap(%p, %08lx) [%d] size not consistent %08lx\n", | |
714 | addr, size, slot, prev_size[slot]); | |
715 | WARN_ON(1); | |
226e9a93 | 716 | return; |
c1a2f4b1 | 717 | } |
1da177e4 | 718 | |
d18d6d65 | 719 | if (early_ioremap_debug) { |
adafdf6a | 720 | printk(KERN_INFO "early_iounmap(%p, %08lx) [%d]\n", addr, |
c1a2f4b1 | 721 | size, slot); |
d18d6d65 IM |
722 | dump_stack(); |
723 | } | |
724 | ||
1da177e4 | 725 | virt_addr = (unsigned long)addr; |
bd796ed0 IM |
726 | if (virt_addr < fix_to_virt(FIX_BTMAP_BEGIN)) { |
727 | WARN_ON(1); | |
1da177e4 | 728 | return; |
bd796ed0 | 729 | } |
1da177e4 LT |
730 | offset = virt_addr & ~PAGE_MASK; |
731 | nrpages = PAGE_ALIGN(offset + size - 1) >> PAGE_SHIFT; | |
732 | ||
c1a2f4b1 | 733 | idx = FIX_BTMAP_BEGIN - NR_FIX_BTMAPS*slot; |
1da177e4 | 734 | while (nrpages > 0) { |
beacfaac | 735 | early_clear_fixmap(idx); |
1da177e4 LT |
736 | --idx; |
737 | --nrpages; | |
738 | } | |
1d6cf1fe | 739 | prev_map[slot] = NULL; |
1da177e4 | 740 | } |
1b42f516 IM |
741 | |
742 | void __this_fixmap_does_not_exist(void) | |
743 | { | |
744 | WARN_ON(1); | |
745 | } |