]> git.proxmox.com Git - mirror_ubuntu-artful-kernel.git/blame - arch/x86/xen/enlighten.c
HID: usbhid: Add HID_QUIRK_NOGET for Aten CS-1758 KVM switch
[mirror_ubuntu-artful-kernel.git] / arch / x86 / xen / enlighten.c
CommitLineData
5ead97c8
JF
1/*
2 * Core of Xen paravirt_ops implementation.
3 *
4 * This file contains the xen_paravirt_ops structure itself, and the
5 * implementations for:
6 * - privileged instructions
7 * - interrupt flags
8 * - segment operations
9 * - booting and setup
10 *
11 * Jeremy Fitzhardinge <jeremy@xensource.com>, XenSource Inc, 2007
12 */
13
38e20b07 14#include <linux/cpu.h>
5ead97c8
JF
15#include <linux/kernel.h>
16#include <linux/init.h>
17#include <linux/smp.h>
18#include <linux/preempt.h>
f120f13e 19#include <linux/hardirq.h>
5ead97c8
JF
20#include <linux/percpu.h>
21#include <linux/delay.h>
22#include <linux/start_kernel.h>
23#include <linux/sched.h>
6cac5a92 24#include <linux/kprobes.h>
5ead97c8 25#include <linux/bootmem.h>
7a2463dc 26#include <linux/export.h>
f4f97b3e
JF
27#include <linux/mm.h>
28#include <linux/page-flags.h>
29#include <linux/highmem.h>
b8c2d3df 30#include <linux/console.h>
5d990b62 31#include <linux/pci.h>
5a0e3ad6 32#include <linux/gfp.h>
236260b9 33#include <linux/memblock.h>
96f28bc6 34#include <linux/edd.h>
983bb6d2 35#include <linux/frame.h>
5ead97c8 36
0b34a166 37#include <linux/kexec.h>
0b34a166 38
1ccbf534 39#include <xen/xen.h>
0ec53ecf 40#include <xen/events.h>
5ead97c8 41#include <xen/interface/xen.h>
ecbf29cd 42#include <xen/interface/version.h>
5ead97c8
JF
43#include <xen/interface/physdev.h>
44#include <xen/interface/vcpu.h>
bee6ab53 45#include <xen/interface/memory.h>
f221b04f 46#include <xen/interface/nmi.h>
cef12ee5 47#include <xen/interface/xen-mca.h>
5ead97c8
JF
48#include <xen/features.h>
49#include <xen/page.h>
38e20b07 50#include <xen/hvm.h>
084a2a4e 51#include <xen/hvc-console.h>
211063dc 52#include <xen/acpi.h>
5ead97c8
JF
53
54#include <asm/paravirt.h>
7b6aa335 55#include <asm/apic.h>
5ead97c8 56#include <asm/page.h>
b5401a96 57#include <asm/xen/pci.h>
5ead97c8
JF
58#include <asm/xen/hypercall.h>
59#include <asm/xen/hypervisor.h>
88e957d6 60#include <asm/xen/cpuid.h>
5ead97c8
JF
61#include <asm/fixmap.h>
62#include <asm/processor.h>
707ebbc8 63#include <asm/proto.h>
1153968a 64#include <asm/msr-index.h>
6cac5a92 65#include <asm/traps.h>
5ead97c8
JF
66#include <asm/setup.h>
67#include <asm/desc.h>
817a824b 68#include <asm/pgalloc.h>
5ead97c8 69#include <asm/pgtable.h>
f87e4cac 70#include <asm/tlbflush.h>
fefa629a 71#include <asm/reboot.h>
577eebea 72#include <asm/stackprotector.h>
bee6ab53 73#include <asm/hypervisor.h>
f221b04f 74#include <asm/mach_traps.h>
73c154c6 75#include <asm/mwait.h>
76a8df7b 76#include <asm/pci_x86.h>
a314e3eb 77#include <asm/cpu.h>
73c154c6
KRW
78
79#ifdef CONFIG_ACPI
80#include <linux/acpi.h>
81#include <asm/acpi.h>
82#include <acpi/pdc_intel.h>
83#include <acpi/processor.h>
84#include <xen/interface/platform.h>
85#endif
5ead97c8
JF
86
87#include "xen-ops.h"
3b827c1b 88#include "mmu.h"
f447d56d 89#include "smp.h"
5ead97c8 90#include "multicalls.h"
65d0cf0b 91#include "pmu.h"
5ead97c8
JF
92
93EXPORT_SYMBOL_GPL(hypercall_page);
94
a520996a
KRW
95/*
96 * Pointer to the xen_vcpu_info structure or
97 * &HYPERVISOR_shared_info->vcpu_info[cpu]. See xen_hvm_init_shared_info
98 * and xen_vcpu_setup for details. By default it points to share_info->vcpu_info
99 * but if the hypervisor supports VCPUOP_register_vcpu_info then it can point
100 * to xen_vcpu_info. The pointer is used in __xen_evtchn_do_upcall to
101 * acknowledge pending events.
102 * Also more subtly it is used by the patched version of irq enable/disable
103 * e.g. xen_irq_enable_direct and xen_iret in PV mode.
104 *
105 * The desire to be able to do those mask/unmask operations as a single
106 * instruction by using the per-cpu offset held in %gs is the real reason
107 * vcpu info is in a per-cpu pointer and the original reason for this
108 * hypercall.
109 *
110 */
5ead97c8 111DEFINE_PER_CPU(struct vcpu_info *, xen_vcpu);
a520996a
KRW
112
113/*
114 * Per CPU pages used if hypervisor supports VCPUOP_register_vcpu_info
115 * hypercall. This can be used both in PV and PVHVM mode. The structure
116 * overrides the default per_cpu(xen_vcpu, cpu) value.
117 */
5ead97c8 118DEFINE_PER_CPU(struct vcpu_info, xen_vcpu_info);
9f79991d 119
88e957d6 120/* Linux <-> Xen vCPU id mapping */
55467dea 121DEFINE_PER_CPU(uint32_t, xen_vcpu_id);
88e957d6
VK
122EXPORT_PER_CPU_SYMBOL(xen_vcpu_id);
123
6e833587
JF
124enum xen_domain_type xen_domain_type = XEN_NATIVE;
125EXPORT_SYMBOL_GPL(xen_domain_type);
126
7e77506a
IC
127unsigned long *machine_to_phys_mapping = (void *)MACH2PHYS_VIRT_START;
128EXPORT_SYMBOL(machine_to_phys_mapping);
ccbcdf7c
JB
129unsigned long machine_to_phys_nr;
130EXPORT_SYMBOL(machine_to_phys_nr);
7e77506a 131
5ead97c8
JF
132struct start_info *xen_start_info;
133EXPORT_SYMBOL_GPL(xen_start_info);
134
a0d695c8 135struct shared_info xen_dummy_shared_info;
60223a32 136
38341432
JF
137void *xen_initial_gdt;
138
bee6ab53
SY
139RESERVE_BRK(shared_info_page_brk, PAGE_SIZE);
140
4d737042
BO
141static int xen_cpu_up_prepare(unsigned int cpu);
142static int xen_cpu_up_online(unsigned int cpu);
143static int xen_cpu_dead(unsigned int cpu);
bee6ab53 144
60223a32
JF
145/*
146 * Point at some empty memory to start with. We map the real shared_info
147 * page as soon as fixmap is up and running.
148 */
4648da7c 149struct shared_info *HYPERVISOR_shared_info = &xen_dummy_shared_info;
60223a32
JF
150
151/*
152 * Flag to determine whether vcpu info placement is available on all
153 * VCPUs. We assume it is to start with, and then set it to zero on
154 * the first failure. This is because it can succeed on some VCPUs
155 * and not others, since it can involve hypervisor memory allocation,
156 * or because the guest failed to guarantee all the appropriate
157 * constraints on all VCPUs (ie buffer can't cross a page boundary).
158 *
159 * Note that any particular CPU may be using a placed vcpu structure,
160 * but we can only optimise if the all are.
161 *
162 * 0: not available, 1: available
163 */
e4d04071 164static int have_vcpu_info_placement = 1;
60223a32 165
1c32cdc6
DV
166struct tls_descs {
167 struct desc_struct desc[3];
168};
169
170/*
171 * Updating the 3 TLS descriptors in the GDT on every task switch is
172 * surprisingly expensive so we avoid updating them if they haven't
173 * changed. Since Xen writes different descriptors than the one
174 * passed in the update_descriptor hypercall we keep shadow copies to
175 * compare against.
176 */
177static DEFINE_PER_CPU(struct tls_descs, shadow_tls_desc);
178
c06ee78d
MR
179static void clamp_max_cpus(void)
180{
181#ifdef CONFIG_SMP
182 if (setup_max_cpus > MAX_VIRT_CPUS)
183 setup_max_cpus = MAX_VIRT_CPUS;
184#endif
185}
186
ee42d665 187void xen_vcpu_setup(int cpu)
5ead97c8 188{
60223a32
JF
189 struct vcpu_register_vcpu_info info;
190 int err;
191 struct vcpu_info *vcpup;
192
a0d695c8 193 BUG_ON(HYPERVISOR_shared_info == &xen_dummy_shared_info);
60223a32 194
7f1fc268
KRW
195 /*
196 * This path is called twice on PVHVM - first during bootup via
197 * smp_init -> xen_hvm_cpu_notify, and then if the VCPU is being
198 * hotplugged: cpu_up -> xen_hvm_cpu_notify.
199 * As we can only do the VCPUOP_register_vcpu_info once lets
200 * not over-write its result.
201 *
202 * For PV it is called during restore (xen_vcpu_restore) and bootup
203 * (xen_setup_vcpu_info_placement). The hotplug mechanism does not
204 * use this function.
205 */
206 if (xen_hvm_domain()) {
207 if (per_cpu(xen_vcpu, cpu) == &per_cpu(xen_vcpu_info, cpu))
208 return;
209 }
e15a8621
VK
210 if (xen_vcpu_nr(cpu) < MAX_VIRT_CPUS)
211 per_cpu(xen_vcpu, cpu) =
212 &HYPERVISOR_shared_info->vcpu_info[xen_vcpu_nr(cpu)];
60223a32 213
c06ee78d
MR
214 if (!have_vcpu_info_placement) {
215 if (cpu >= MAX_VIRT_CPUS)
216 clamp_max_cpus();
217 return;
218 }
60223a32 219
c06ee78d 220 vcpup = &per_cpu(xen_vcpu_info, cpu);
9976b39b 221 info.mfn = arbitrary_virt_to_mfn(vcpup);
60223a32
JF
222 info.offset = offset_in_page(vcpup);
223
60223a32
JF
224 /* Check to see if the hypervisor will put the vcpu_info
225 structure where we want it, which allows direct access via
a520996a
KRW
226 a percpu-variable.
227 N.B. This hypercall can _only_ be called once per CPU. Subsequent
228 calls will error out with -EINVAL. This is due to the fact that
229 hypervisor has no unregister variant and this hypercall does not
230 allow to over-write info.mfn and info.offset.
231 */
ad5475f9
VK
232 err = HYPERVISOR_vcpu_op(VCPUOP_register_vcpu_info, xen_vcpu_nr(cpu),
233 &info);
60223a32
JF
234
235 if (err) {
236 printk(KERN_DEBUG "register_vcpu_info failed: err=%d\n", err);
237 have_vcpu_info_placement = 0;
c06ee78d 238 clamp_max_cpus();
60223a32
JF
239 } else {
240 /* This cpu is using the registered vcpu info, even if
241 later ones fail to. */
242 per_cpu(xen_vcpu, cpu) = vcpup;
60223a32 243 }
5ead97c8
JF
244}
245
9c7a7942
JF
246/*
247 * On restore, set the vcpu placement up again.
248 * If it fails, then we're in a bad state, since
249 * we can't back out from using it...
250 */
251void xen_vcpu_restore(void)
252{
3905bb2a 253 int cpu;
9c7a7942 254
9d328a94 255 for_each_possible_cpu(cpu) {
3905bb2a 256 bool other_cpu = (cpu != smp_processor_id());
ad5475f9
VK
257 bool is_up = HYPERVISOR_vcpu_op(VCPUOP_is_up, xen_vcpu_nr(cpu),
258 NULL);
9c7a7942 259
9d328a94 260 if (other_cpu && is_up &&
ad5475f9 261 HYPERVISOR_vcpu_op(VCPUOP_down, xen_vcpu_nr(cpu), NULL))
3905bb2a 262 BUG();
9c7a7942 263
3905bb2a 264 xen_setup_runstate_info(cpu);
9c7a7942 265
3905bb2a 266 if (have_vcpu_info_placement)
9c7a7942 267 xen_vcpu_setup(cpu);
9c7a7942 268
9d328a94 269 if (other_cpu && is_up &&
ad5475f9 270 HYPERVISOR_vcpu_op(VCPUOP_up, xen_vcpu_nr(cpu), NULL))
3905bb2a 271 BUG();
9c7a7942
JF
272 }
273}
274
5ead97c8
JF
275static void __init xen_banner(void)
276{
95c7c23b
JF
277 unsigned version = HYPERVISOR_xen_version(XENVER_version, NULL);
278 struct xen_extraversion extra;
279 HYPERVISOR_xen_version(XENVER_extraversion, &extra);
280
d285d683
MR
281 pr_info("Booting paravirtualized kernel %son %s\n",
282 xen_feature(XENFEAT_auto_translated_physmap) ?
283 "with PVH extensions " : "", pv_info.name);
95c7c23b
JF
284 printk(KERN_INFO "Xen version: %d.%d%s%s\n",
285 version >> 16, version & 0xffff, extra.extraversion,
e57778a1 286 xen_feature(XENFEAT_mmu_pt_update_preserve_ad) ? " (preserve-AD)" : "");
5ead97c8 287}
394b40f6
KRW
288/* Check if running on Xen version (major, minor) or later */
289bool
290xen_running_on_version_or_later(unsigned int major, unsigned int minor)
291{
292 unsigned int version;
293
294 if (!xen_domain())
295 return false;
296
297 version = HYPERVISOR_xen_version(XENVER_version, NULL);
298 if ((((version >> 16) == major) && ((version & 0xffff) >= minor)) ||
299 ((version >> 16) > major))
300 return true;
301 return false;
302}
5ead97c8 303
5e626254
AP
304#define CPUID_THERM_POWER_LEAF 6
305#define APERFMPERF_PRESENT 0
306
e826fe1b
JF
307static __read_mostly unsigned int cpuid_leaf1_edx_mask = ~0;
308static __read_mostly unsigned int cpuid_leaf1_ecx_mask = ~0;
309
73c154c6
KRW
310static __read_mostly unsigned int cpuid_leaf1_ecx_set_mask;
311static __read_mostly unsigned int cpuid_leaf5_ecx_val;
312static __read_mostly unsigned int cpuid_leaf5_edx_val;
313
65ea5b03
PA
314static void xen_cpuid(unsigned int *ax, unsigned int *bx,
315 unsigned int *cx, unsigned int *dx)
5ead97c8 316{
82d64699 317 unsigned maskebx = ~0;
e826fe1b 318 unsigned maskecx = ~0;
5ead97c8 319 unsigned maskedx = ~0;
73c154c6 320 unsigned setecx = 0;
5ead97c8
JF
321 /*
322 * Mask out inconvenient features, to try and disable as many
323 * unsupported kernel subsystems as possible.
324 */
82d64699
JF
325 switch (*ax) {
326 case 1:
e826fe1b 327 maskecx = cpuid_leaf1_ecx_mask;
73c154c6 328 setecx = cpuid_leaf1_ecx_set_mask;
e826fe1b 329 maskedx = cpuid_leaf1_edx_mask;
82d64699
JF
330 break;
331
73c154c6
KRW
332 case CPUID_MWAIT_LEAF:
333 /* Synthesize the values.. */
334 *ax = 0;
335 *bx = 0;
336 *cx = cpuid_leaf5_ecx_val;
337 *dx = cpuid_leaf5_edx_val;
338 return;
339
5e626254
AP
340 case CPUID_THERM_POWER_LEAF:
341 /* Disabling APERFMPERF for kernel usage */
342 maskecx = ~(1 << APERFMPERF_PRESENT);
343 break;
344
82d64699
JF
345 case 0xb:
346 /* Suppress extended topology stuff */
347 maskebx = 0;
348 break;
e826fe1b 349 }
5ead97c8
JF
350
351 asm(XEN_EMULATE_PREFIX "cpuid"
65ea5b03
PA
352 : "=a" (*ax),
353 "=b" (*bx),
354 "=c" (*cx),
355 "=d" (*dx)
356 : "0" (*ax), "2" (*cx));
e826fe1b 357
82d64699 358 *bx &= maskebx;
e826fe1b 359 *cx &= maskecx;
73c154c6 360 *cx |= setecx;
65ea5b03 361 *dx &= maskedx;
5ead97c8 362}
983bb6d2 363STACK_FRAME_NON_STANDARD(xen_cpuid); /* XEN_EMULATE_PREFIX */
5ead97c8 364
73c154c6
KRW
365static bool __init xen_check_mwait(void)
366{
e3aa4e61 367#ifdef CONFIG_ACPI
73c154c6
KRW
368 struct xen_platform_op op = {
369 .cmd = XENPF_set_processor_pminfo,
370 .u.set_pminfo.id = -1,
371 .u.set_pminfo.type = XEN_PM_PDC,
372 };
373 uint32_t buf[3];
374 unsigned int ax, bx, cx, dx;
375 unsigned int mwait_mask;
376
377 /* We need to determine whether it is OK to expose the MWAIT
378 * capability to the kernel to harvest deeper than C3 states from ACPI
379 * _CST using the processor_harvest_xen.c module. For this to work, we
380 * need to gather the MWAIT_LEAF values (which the cstate.c code
381 * checks against). The hypervisor won't expose the MWAIT flag because
382 * it would break backwards compatibility; so we will find out directly
383 * from the hardware and hypercall.
384 */
385 if (!xen_initial_domain())
386 return false;
387
e3aa4e61
LJ
388 /*
389 * When running under platform earlier than Xen4.2, do not expose
390 * mwait, to avoid the risk of loading native acpi pad driver
391 */
392 if (!xen_running_on_version_or_later(4, 2))
393 return false;
394
73c154c6
KRW
395 ax = 1;
396 cx = 0;
397
398 native_cpuid(&ax, &bx, &cx, &dx);
399
400 mwait_mask = (1 << (X86_FEATURE_EST % 32)) |
401 (1 << (X86_FEATURE_MWAIT % 32));
402
403 if ((cx & mwait_mask) != mwait_mask)
404 return false;
405
406 /* We need to emulate the MWAIT_LEAF and for that we need both
407 * ecx and edx. The hypercall provides only partial information.
408 */
409
410 ax = CPUID_MWAIT_LEAF;
411 bx = 0;
412 cx = 0;
413 dx = 0;
414
415 native_cpuid(&ax, &bx, &cx, &dx);
416
417 /* Ask the Hypervisor whether to clear ACPI_PDC_C_C2C3_FFH. If so,
418 * don't expose MWAIT_LEAF and let ACPI pick the IOPORT version of C3.
419 */
420 buf[0] = ACPI_PDC_REVISION_ID;
421 buf[1] = 1;
422 buf[2] = (ACPI_PDC_C_CAPABILITY_SMP | ACPI_PDC_EST_CAPABILITY_SWSMP);
423
424 set_xen_guest_handle(op.u.set_pminfo.pdc, buf);
425
cfafae94 426 if ((HYPERVISOR_platform_op(&op) == 0) &&
73c154c6
KRW
427 (buf[2] & (ACPI_PDC_C_C1_FFH | ACPI_PDC_C_C2C3_FFH))) {
428 cpuid_leaf5_ecx_val = cx;
429 cpuid_leaf5_edx_val = dx;
430 }
431 return true;
432#else
433 return false;
434#endif
435}
ad3062a0 436static void __init xen_init_cpuid_mask(void)
e826fe1b
JF
437{
438 unsigned int ax, bx, cx, dx;
947ccf9c 439 unsigned int xsave_mask;
e826fe1b
JF
440
441 cpuid_leaf1_edx_mask =
cef12ee5 442 ~((1 << X86_FEATURE_MTRR) | /* disable MTRR */
e826fe1b
JF
443 (1 << X86_FEATURE_ACC)); /* thermal monitoring */
444
445 if (!xen_initial_domain())
446 cpuid_leaf1_edx_mask &=
6efa20e4 447 ~((1 << X86_FEATURE_ACPI)); /* disable ACPI */
4ea9b9ac
ZD
448
449 cpuid_leaf1_ecx_mask &= ~(1 << (X86_FEATURE_X2APIC % 32));
450
947ccf9c 451 ax = 1;
5e287830 452 cx = 0;
d285d683 453 cpuid(1, &ax, &bx, &cx, &dx);
e826fe1b 454
947ccf9c
SH
455 xsave_mask =
456 (1 << (X86_FEATURE_XSAVE % 32)) |
457 (1 << (X86_FEATURE_OSXSAVE % 32));
458
459 /* Xen will set CR4.OSXSAVE if supported and not disabled by force */
460 if ((cx & xsave_mask) != xsave_mask)
461 cpuid_leaf1_ecx_mask &= ~xsave_mask; /* disable XSAVE & OSXSAVE */
73c154c6
KRW
462 if (xen_check_mwait())
463 cpuid_leaf1_ecx_set_mask = (1 << (X86_FEATURE_MWAIT % 32));
e826fe1b
JF
464}
465
5ead97c8
JF
466static void xen_set_debugreg(int reg, unsigned long val)
467{
468 HYPERVISOR_set_debugreg(reg, val);
469}
470
471static unsigned long xen_get_debugreg(int reg)
472{
473 return HYPERVISOR_get_debugreg(reg);
474}
475
224101ed 476static void xen_end_context_switch(struct task_struct *next)
5ead97c8 477{
5ead97c8 478 xen_mc_flush();
224101ed 479 paravirt_end_context_switch(next);
5ead97c8
JF
480}
481
482static unsigned long xen_store_tr(void)
483{
484 return 0;
485}
486
a05d2eba 487/*
cef43bf6
JF
488 * Set the page permissions for a particular virtual address. If the
489 * address is a vmalloc mapping (or other non-linear mapping), then
490 * find the linear mapping of the page and also set its protections to
491 * match.
a05d2eba
JF
492 */
493static void set_aliased_prot(void *v, pgprot_t prot)
494{
495 int level;
496 pte_t *ptep;
497 pte_t pte;
498 unsigned long pfn;
499 struct page *page;
aa1acff3 500 unsigned char dummy;
a05d2eba
JF
501
502 ptep = lookup_address((unsigned long)v, &level);
503 BUG_ON(ptep == NULL);
504
505 pfn = pte_pfn(*ptep);
506 page = pfn_to_page(pfn);
507
508 pte = pfn_pte(pfn, prot);
509
aa1acff3
AL
510 /*
511 * Careful: update_va_mapping() will fail if the virtual address
512 * we're poking isn't populated in the page tables. We don't
513 * need to worry about the direct map (that's always in the page
514 * tables), but we need to be careful about vmap space. In
515 * particular, the top level page table can lazily propagate
516 * entries between processes, so if we've switched mms since we
517 * vmapped the target in the first place, we might not have the
518 * top-level page table entry populated.
519 *
520 * We disable preemption because we want the same mm active when
521 * we probe the target and when we issue the hypercall. We'll
522 * have the same nominal mm, but if we're a kernel thread, lazy
523 * mm dropping could change our pgd.
524 *
525 * Out of an abundance of caution, this uses __get_user() to fault
526 * in the target address just in case there's some obscure case
527 * in which the target address isn't readable.
528 */
529
530 preempt_disable();
531
99158f10 532 probe_kernel_read(&dummy, v, 1);
aa1acff3 533
a05d2eba
JF
534 if (HYPERVISOR_update_va_mapping((unsigned long)v, pte, 0))
535 BUG();
536
537 if (!PageHighMem(page)) {
538 void *av = __va(PFN_PHYS(pfn));
539
540 if (av != v)
541 if (HYPERVISOR_update_va_mapping((unsigned long)av, pte, 0))
542 BUG();
543 } else
544 kmap_flush_unused();
aa1acff3
AL
545
546 preempt_enable();
a05d2eba
JF
547}
548
38ffbe66
JF
549static void xen_alloc_ldt(struct desc_struct *ldt, unsigned entries)
550{
a05d2eba 551 const unsigned entries_per_page = PAGE_SIZE / LDT_ENTRY_SIZE;
38ffbe66
JF
552 int i;
553
aa1acff3
AL
554 /*
555 * We need to mark the all aliases of the LDT pages RO. We
556 * don't need to call vm_flush_aliases(), though, since that's
557 * only responsible for flushing aliases out the TLBs, not the
558 * page tables, and Xen will flush the TLB for us if needed.
559 *
560 * To avoid confusing future readers: none of this is necessary
561 * to load the LDT. The hypervisor only checks this when the
562 * LDT is faulted in due to subsequent descriptor access.
563 */
564
a05d2eba
JF
565 for(i = 0; i < entries; i += entries_per_page)
566 set_aliased_prot(ldt + i, PAGE_KERNEL_RO);
38ffbe66
JF
567}
568
569static void xen_free_ldt(struct desc_struct *ldt, unsigned entries)
570{
a05d2eba 571 const unsigned entries_per_page = PAGE_SIZE / LDT_ENTRY_SIZE;
38ffbe66
JF
572 int i;
573
a05d2eba
JF
574 for(i = 0; i < entries; i += entries_per_page)
575 set_aliased_prot(ldt + i, PAGE_KERNEL);
38ffbe66
JF
576}
577
5ead97c8
JF
578static void xen_set_ldt(const void *addr, unsigned entries)
579{
5ead97c8
JF
580 struct mmuext_op *op;
581 struct multicall_space mcs = xen_mc_entry(sizeof(*op));
582
ab78f7ad
JF
583 trace_xen_cpu_set_ldt(addr, entries);
584
5ead97c8
JF
585 op = mcs.args;
586 op->cmd = MMUEXT_SET_LDT;
4dbf7af6 587 op->arg1.linear_addr = (unsigned long)addr;
5ead97c8
JF
588 op->arg2.nr_ents = entries;
589
590 MULTI_mmuext_op(mcs.mc, op, 1, NULL, DOMID_SELF);
591
592 xen_mc_issue(PARAVIRT_LAZY_CPU);
593}
594
6b68f01b 595static void xen_load_gdt(const struct desc_ptr *dtr)
5ead97c8 596{
5ead97c8
JF
597 unsigned long va = dtr->address;
598 unsigned int size = dtr->size + 1;
585423c8 599 unsigned pages = DIV_ROUND_UP(size, PAGE_SIZE);
3ce5fa7e 600 unsigned long frames[pages];
5ead97c8 601 int f;
5ead97c8 602
577eebea
JF
603 /*
604 * A GDT can be up to 64k in size, which corresponds to 8192
605 * 8-byte entries, or 16 4k pages..
606 */
5ead97c8
JF
607
608 BUG_ON(size > 65536);
609 BUG_ON(va & ~PAGE_MASK);
610
5ead97c8 611 for (f = 0; va < dtr->address + size; va += PAGE_SIZE, f++) {
6ed6bf42 612 int level;
577eebea 613 pte_t *ptep;
6ed6bf42
JF
614 unsigned long pfn, mfn;
615 void *virt;
616
577eebea
JF
617 /*
618 * The GDT is per-cpu and is in the percpu data area.
619 * That can be virtually mapped, so we need to do a
620 * page-walk to get the underlying MFN for the
621 * hypercall. The page can also be in the kernel's
622 * linear range, so we need to RO that mapping too.
623 */
624 ptep = lookup_address(va, &level);
6ed6bf42
JF
625 BUG_ON(ptep == NULL);
626
627 pfn = pte_pfn(*ptep);
628 mfn = pfn_to_mfn(pfn);
629 virt = __va(PFN_PHYS(pfn));
630
631 frames[f] = mfn;
9976b39b 632
5ead97c8 633 make_lowmem_page_readonly((void *)va);
6ed6bf42 634 make_lowmem_page_readonly(virt);
5ead97c8
JF
635 }
636
3ce5fa7e
JF
637 if (HYPERVISOR_set_gdt(frames, size / sizeof(struct desc_struct)))
638 BUG();
5ead97c8
JF
639}
640
577eebea
JF
641/*
642 * load_gdt for early boot, when the gdt is only mapped once
643 */
ad3062a0 644static void __init xen_load_gdt_boot(const struct desc_ptr *dtr)
577eebea
JF
645{
646 unsigned long va = dtr->address;
647 unsigned int size = dtr->size + 1;
585423c8 648 unsigned pages = DIV_ROUND_UP(size, PAGE_SIZE);
577eebea
JF
649 unsigned long frames[pages];
650 int f;
651
652 /*
653 * A GDT can be up to 64k in size, which corresponds to 8192
654 * 8-byte entries, or 16 4k pages..
655 */
656
657 BUG_ON(size > 65536);
658 BUG_ON(va & ~PAGE_MASK);
659
660 for (f = 0; va < dtr->address + size; va += PAGE_SIZE, f++) {
661 pte_t pte;
662 unsigned long pfn, mfn;
663
664 pfn = virt_to_pfn(va);
665 mfn = pfn_to_mfn(pfn);
666
667 pte = pfn_pte(pfn, PAGE_KERNEL_RO);
668
669 if (HYPERVISOR_update_va_mapping((unsigned long)va, pte, 0))
670 BUG();
671
672 frames[f] = mfn;
673 }
674
675 if (HYPERVISOR_set_gdt(frames, size / sizeof(struct desc_struct)))
676 BUG();
677}
678
59290362
DV
679static inline bool desc_equal(const struct desc_struct *d1,
680 const struct desc_struct *d2)
681{
682 return d1->a == d2->a && d1->b == d2->b;
683}
684
5ead97c8
JF
685static void load_TLS_descriptor(struct thread_struct *t,
686 unsigned int cpu, unsigned int i)
687{
1c32cdc6
DV
688 struct desc_struct *shadow = &per_cpu(shadow_tls_desc, cpu).desc[i];
689 struct desc_struct *gdt;
690 xmaddr_t maddr;
691 struct multicall_space mc;
692
693 if (desc_equal(shadow, &t->tls_array[i]))
694 return;
695
696 *shadow = t->tls_array[i];
697
698 gdt = get_cpu_gdt_table(cpu);
699 maddr = arbitrary_virt_to_machine(&gdt[GDT_ENTRY_TLS_MIN+i]);
700 mc = __xen_mc_entry(0);
5ead97c8
JF
701
702 MULTI_update_descriptor(mc.mc, maddr.maddr, t->tls_array[i]);
703}
704
705static void xen_load_tls(struct thread_struct *t, unsigned int cpu)
706{
8b84ad94 707 /*
ccbeed3a
TH
708 * XXX sleazy hack: If we're being called in a lazy-cpu zone
709 * and lazy gs handling is enabled, it means we're in a
710 * context switch, and %gs has just been saved. This means we
711 * can zero it out to prevent faults on exit from the
712 * hypervisor if the next process has no %gs. Either way, it
713 * has been saved, and the new value will get loaded properly.
714 * This will go away as soon as Xen has been modified to not
715 * save/restore %gs for normal hypercalls.
8a95408e
EH
716 *
717 * On x86_64, this hack is not used for %gs, because gs points
718 * to KERNEL_GS_BASE (and uses it for PDA references), so we
719 * must not zero %gs on x86_64
720 *
721 * For x86_64, we need to zero %fs, otherwise we may get an
722 * exception between the new %fs descriptor being loaded and
723 * %fs being effectively cleared at __switch_to().
8b84ad94 724 */
8a95408e
EH
725 if (paravirt_get_lazy_mode() == PARAVIRT_LAZY_CPU) {
726#ifdef CONFIG_X86_32
ccbeed3a 727 lazy_load_gs(0);
8a95408e
EH
728#else
729 loadsegment(fs, 0);
730#endif
731 }
732
733 xen_mc_batch();
734
735 load_TLS_descriptor(t, cpu, 0);
736 load_TLS_descriptor(t, cpu, 1);
737 load_TLS_descriptor(t, cpu, 2);
738
739 xen_mc_issue(PARAVIRT_LAZY_CPU);
5ead97c8
JF
740}
741
a8fc1089
EH
742#ifdef CONFIG_X86_64
743static void xen_load_gs_index(unsigned int idx)
744{
745 if (HYPERVISOR_set_segment_base(SEGBASE_GS_USER_SEL, idx))
746 BUG();
5ead97c8 747}
a8fc1089 748#endif
5ead97c8
JF
749
750static void xen_write_ldt_entry(struct desc_struct *dt, int entrynum,
75b8bb3e 751 const void *ptr)
5ead97c8 752{
cef43bf6 753 xmaddr_t mach_lp = arbitrary_virt_to_machine(&dt[entrynum]);
75b8bb3e 754 u64 entry = *(u64 *)ptr;
5ead97c8 755
ab78f7ad
JF
756 trace_xen_cpu_write_ldt_entry(dt, entrynum, entry);
757
f120f13e
JF
758 preempt_disable();
759
5ead97c8
JF
760 xen_mc_flush();
761 if (HYPERVISOR_update_descriptor(mach_lp.maddr, entry))
762 BUG();
f120f13e
JF
763
764 preempt_enable();
5ead97c8
JF
765}
766
e176d367 767static int cvt_gate_to_trap(int vector, const gate_desc *val,
5ead97c8
JF
768 struct trap_info *info)
769{
6cac5a92
JF
770 unsigned long addr;
771
6d02c426 772 if (val->type != GATE_TRAP && val->type != GATE_INTERRUPT)
5ead97c8
JF
773 return 0;
774
775 info->vector = vector;
6cac5a92
JF
776
777 addr = gate_offset(*val);
778#ifdef CONFIG_X86_64
b80119bb
JF
779 /*
780 * Look for known traps using IST, and substitute them
781 * appropriately. The debugger ones are the only ones we care
05e36006
LJ
782 * about. Xen will handle faults like double_fault,
783 * so we should never see them. Warn if
b80119bb
JF
784 * there's an unexpected IST-using fault handler.
785 */
6cac5a92
JF
786 if (addr == (unsigned long)debug)
787 addr = (unsigned long)xen_debug;
788 else if (addr == (unsigned long)int3)
789 addr = (unsigned long)xen_int3;
790 else if (addr == (unsigned long)stack_segment)
791 addr = (unsigned long)xen_stack_segment;
6efa20e4 792 else if (addr == (unsigned long)double_fault) {
b80119bb
JF
793 /* Don't need to handle these */
794 return 0;
795#ifdef CONFIG_X86_MCE
796 } else if (addr == (unsigned long)machine_check) {
05e36006
LJ
797 /*
798 * when xen hypervisor inject vMCE to guest,
799 * use native mce handler to handle it
800 */
801 ;
b80119bb 802#endif
6efa20e4
KRW
803 } else if (addr == (unsigned long)nmi)
804 /*
805 * Use the native version as well.
806 */
807 ;
808 else {
b80119bb
JF
809 /* Some other trap using IST? */
810 if (WARN_ON(val->ist != 0))
811 return 0;
812 }
6cac5a92
JF
813#endif /* CONFIG_X86_64 */
814 info->address = addr;
815
e176d367
EH
816 info->cs = gate_segment(*val);
817 info->flags = val->dpl;
5ead97c8 818 /* interrupt gates clear IF */
6d02c426
JF
819 if (val->type == GATE_INTERRUPT)
820 info->flags |= 1 << 2;
5ead97c8
JF
821
822 return 1;
823}
824
825/* Locations of each CPU's IDT */
6b68f01b 826static DEFINE_PER_CPU(struct desc_ptr, idt_desc);
5ead97c8
JF
827
828/* Set an IDT entry. If the entry is part of the current IDT, then
829 also update Xen. */
8d947344 830static void xen_write_idt_entry(gate_desc *dt, int entrynum, const gate_desc *g)
5ead97c8 831{
5ead97c8 832 unsigned long p = (unsigned long)&dt[entrynum];
f120f13e
JF
833 unsigned long start, end;
834
ab78f7ad
JF
835 trace_xen_cpu_write_idt_entry(dt, entrynum, g);
836
f120f13e
JF
837 preempt_disable();
838
780f36d8
CL
839 start = __this_cpu_read(idt_desc.address);
840 end = start + __this_cpu_read(idt_desc.size) + 1;
5ead97c8
JF
841
842 xen_mc_flush();
843
8d947344 844 native_write_idt_entry(dt, entrynum, g);
5ead97c8
JF
845
846 if (p >= start && (p + 8) <= end) {
847 struct trap_info info[2];
848
849 info[1].address = 0;
850
e176d367 851 if (cvt_gate_to_trap(entrynum, g, &info[0]))
5ead97c8
JF
852 if (HYPERVISOR_set_trap_table(info))
853 BUG();
854 }
f120f13e
JF
855
856 preempt_enable();
5ead97c8
JF
857}
858
6b68f01b 859static void xen_convert_trap_info(const struct desc_ptr *desc,
f87e4cac 860 struct trap_info *traps)
5ead97c8 861{
5ead97c8
JF
862 unsigned in, out, count;
863
e176d367 864 count = (desc->size+1) / sizeof(gate_desc);
5ead97c8
JF
865 BUG_ON(count > 256);
866
5ead97c8 867 for (in = out = 0; in < count; in++) {
e176d367 868 gate_desc *entry = (gate_desc*)(desc->address) + in;
5ead97c8 869
e176d367 870 if (cvt_gate_to_trap(in, entry, &traps[out]))
5ead97c8
JF
871 out++;
872 }
873 traps[out].address = 0;
f87e4cac
JF
874}
875
876void xen_copy_trap_info(struct trap_info *traps)
877{
89cbc767 878 const struct desc_ptr *desc = this_cpu_ptr(&idt_desc);
f87e4cac
JF
879
880 xen_convert_trap_info(desc, traps);
f87e4cac
JF
881}
882
883/* Load a new IDT into Xen. In principle this can be per-CPU, so we
884 hold a spinlock to protect the static traps[] array (static because
885 it avoids allocation, and saves stack space). */
6b68f01b 886static void xen_load_idt(const struct desc_ptr *desc)
f87e4cac
JF
887{
888 static DEFINE_SPINLOCK(lock);
889 static struct trap_info traps[257];
f87e4cac 890
ab78f7ad
JF
891 trace_xen_cpu_load_idt(desc);
892
f87e4cac
JF
893 spin_lock(&lock);
894
89cbc767 895 memcpy(this_cpu_ptr(&idt_desc), desc, sizeof(idt_desc));
f120f13e 896
f87e4cac 897 xen_convert_trap_info(desc, traps);
5ead97c8
JF
898
899 xen_mc_flush();
900 if (HYPERVISOR_set_trap_table(traps))
901 BUG();
902
903 spin_unlock(&lock);
904}
905
906/* Write a GDT descriptor entry. Ignore LDT descriptors, since
907 they're handled differently. */
908static void xen_write_gdt_entry(struct desc_struct *dt, int entry,
014b15be 909 const void *desc, int type)
5ead97c8 910{
ab78f7ad
JF
911 trace_xen_cpu_write_gdt_entry(dt, entry, desc, type);
912
f120f13e
JF
913 preempt_disable();
914
014b15be
GOC
915 switch (type) {
916 case DESC_LDT:
917 case DESC_TSS:
5ead97c8
JF
918 /* ignore */
919 break;
920
921 default: {
9976b39b 922 xmaddr_t maddr = arbitrary_virt_to_machine(&dt[entry]);
5ead97c8
JF
923
924 xen_mc_flush();
014b15be 925 if (HYPERVISOR_update_descriptor(maddr.maddr, *(u64 *)desc))
5ead97c8
JF
926 BUG();
927 }
928
929 }
f120f13e
JF
930
931 preempt_enable();
5ead97c8
JF
932}
933
577eebea
JF
934/*
935 * Version of write_gdt_entry for use at early boot-time needed to
936 * update an entry as simply as possible.
937 */
ad3062a0 938static void __init xen_write_gdt_entry_boot(struct desc_struct *dt, int entry,
577eebea
JF
939 const void *desc, int type)
940{
ab78f7ad
JF
941 trace_xen_cpu_write_gdt_entry(dt, entry, desc, type);
942
577eebea
JF
943 switch (type) {
944 case DESC_LDT:
945 case DESC_TSS:
946 /* ignore */
947 break;
948
949 default: {
950 xmaddr_t maddr = virt_to_machine(&dt[entry]);
951
952 if (HYPERVISOR_update_descriptor(maddr.maddr, *(u64 *)desc))
953 dt[entry] = *(struct desc_struct *)desc;
954 }
955
956 }
957}
958
faca6227 959static void xen_load_sp0(struct tss_struct *tss,
a05d2eba 960 struct thread_struct *thread)
5ead97c8 961{
ab78f7ad
JF
962 struct multicall_space mcs;
963
964 mcs = xen_mc_entry(0);
faca6227 965 MULTI_stack_switch(mcs.mc, __KERNEL_DS, thread->sp0);
5ead97c8 966 xen_mc_issue(PARAVIRT_LAZY_CPU);
8ef46a67 967 tss->x86_tss.sp0 = thread->sp0;
5ead97c8
JF
968}
969
b7a58459 970void xen_set_iopl_mask(unsigned mask)
5ead97c8
JF
971{
972 struct physdev_set_iopl set_iopl;
973
974 /* Force the change at ring 0. */
975 set_iopl.iopl = (mask == 0) ? 1 : (mask >> 12) & 3;
976 HYPERVISOR_physdev_op(PHYSDEVOP_set_iopl, &set_iopl);
977}
978
979static void xen_io_delay(void)
980{
981}
982
a789ed5f
JF
983static DEFINE_PER_CPU(unsigned long, xen_cr0_value);
984
985static unsigned long xen_read_cr0(void)
986{
2113f469 987 unsigned long cr0 = this_cpu_read(xen_cr0_value);
a789ed5f
JF
988
989 if (unlikely(cr0 == 0)) {
990 cr0 = native_read_cr0();
2113f469 991 this_cpu_write(xen_cr0_value, cr0);
a789ed5f
JF
992 }
993
994 return cr0;
995}
996
7b1333aa
JF
997static void xen_write_cr0(unsigned long cr0)
998{
999 struct multicall_space mcs;
1000
2113f469 1001 this_cpu_write(xen_cr0_value, cr0);
a789ed5f 1002
7b1333aa
JF
1003 /* Only pay attention to cr0.TS; everything else is
1004 ignored. */
1005 mcs = xen_mc_entry(0);
1006
1007 MULTI_fpu_taskswitch(mcs.mc, (cr0 & X86_CR0_TS) != 0);
1008
1009 xen_mc_issue(PARAVIRT_LAZY_CPU);
1010}
1011
5ead97c8
JF
1012static void xen_write_cr4(unsigned long cr4)
1013{
3375d828 1014 cr4 &= ~(X86_CR4_PGE | X86_CR4_PSE | X86_CR4_PCE);
2956a351
JF
1015
1016 native_write_cr4(cr4);
5ead97c8 1017}
1a7bbda5
KRW
1018#ifdef CONFIG_X86_64
1019static inline unsigned long xen_read_cr8(void)
1020{
1021 return 0;
1022}
1023static inline void xen_write_cr8(unsigned long val)
1024{
1025 BUG_ON(val);
1026}
1027#endif
31795b47
BO
1028
1029static u64 xen_read_msr_safe(unsigned int msr, int *err)
1030{
1031 u64 val;
1032
6b08cd63
BO
1033 if (pmu_msr_read(msr, &val, err))
1034 return val;
1035
31795b47
BO
1036 val = native_read_msr_safe(msr, err);
1037 switch (msr) {
1038 case MSR_IA32_APICBASE:
1039#ifdef CONFIG_X86_X2APIC
1040 if (!(cpuid_ecx(1) & (1 << (X86_FEATURE_X2APIC & 31))))
1041#endif
1042 val &= ~X2APIC_ENABLE;
1043 break;
1044 }
1045 return val;
1046}
1047
1153968a
JF
1048static int xen_write_msr_safe(unsigned int msr, unsigned low, unsigned high)
1049{
1050 int ret;
1051
1052 ret = 0;
1053
f63c2f24 1054 switch (msr) {
1153968a
JF
1055#ifdef CONFIG_X86_64
1056 unsigned which;
1057 u64 base;
1058
1059 case MSR_FS_BASE: which = SEGBASE_FS; goto set;
1060 case MSR_KERNEL_GS_BASE: which = SEGBASE_GS_USER; goto set;
1061 case MSR_GS_BASE: which = SEGBASE_GS_KERNEL; goto set;
1062
1063 set:
1064 base = ((u64)high << 32) | low;
1065 if (HYPERVISOR_set_segment_base(which, base) != 0)
0cc0213e 1066 ret = -EIO;
1153968a
JF
1067 break;
1068#endif
d89961e2
JF
1069
1070 case MSR_STAR:
1071 case MSR_CSTAR:
1072 case MSR_LSTAR:
1073 case MSR_SYSCALL_MASK:
1074 case MSR_IA32_SYSENTER_CS:
1075 case MSR_IA32_SYSENTER_ESP:
1076 case MSR_IA32_SYSENTER_EIP:
1077 /* Fast syscall setup is all done in hypercalls, so
1078 these are all ignored. Stub them out here to stop
1079 Xen console noise. */
2ecf91b6 1080 break;
41f2e477 1081
1153968a 1082 default:
6b08cd63
BO
1083 if (!pmu_msr_write(msr, low, high, &ret))
1084 ret = native_write_msr_safe(msr, low, high);
1153968a
JF
1085 }
1086
1087 return ret;
1088}
1089
dd2f4a00
AL
1090static u64 xen_read_msr(unsigned int msr)
1091{
1092 /*
1093 * This will silently swallow a #GP from RDMSR. It may be worth
1094 * changing that.
1095 */
1096 int err;
1097
1098 return xen_read_msr_safe(msr, &err);
1099}
1100
1101static void xen_write_msr(unsigned int msr, unsigned low, unsigned high)
1102{
1103 /*
1104 * This will silently swallow a #GP from WRMSR. It may be worth
1105 * changing that.
1106 */
1107 xen_write_msr_safe(msr, low, high);
1108}
1109
0e91398f 1110void xen_setup_shared_info(void)
5ead97c8
JF
1111{
1112 if (!xen_feature(XENFEAT_auto_translated_physmap)) {
15664f96
JF
1113 set_fixmap(FIX_PARAVIRT_BOOTMAP,
1114 xen_start_info->shared_info);
1115
1116 HYPERVISOR_shared_info =
1117 (struct shared_info *)fix_to_virt(FIX_PARAVIRT_BOOTMAP);
5ead97c8
JF
1118 } else
1119 HYPERVISOR_shared_info =
1120 (struct shared_info *)__va(xen_start_info->shared_info);
1121
2e8fe719
JF
1122#ifndef CONFIG_SMP
1123 /* In UP this is as good a place as any to set up shared info */
1124 xen_setup_vcpu_info_placement();
1125#endif
d5edbc1f
JF
1126
1127 xen_setup_mfn_list_list();
2e8fe719
JF
1128}
1129
5f054e31 1130/* This is called once we have the cpu_possible_mask */
0e91398f 1131void xen_setup_vcpu_info_placement(void)
60223a32
JF
1132{
1133 int cpu;
1134
88e957d6
VK
1135 for_each_possible_cpu(cpu) {
1136 /* Set up direct vCPU id mapping for PV guests. */
1137 per_cpu(xen_vcpu_id, cpu) = cpu;
60223a32 1138 xen_vcpu_setup(cpu);
88e957d6 1139 }
60223a32
JF
1140
1141 /* xen_vcpu_setup managed to place the vcpu_info within the
2771374d
MR
1142 * percpu area for all cpus, so make use of it. Note that for
1143 * PVH we want to use native IRQ mechanism. */
1144 if (have_vcpu_info_placement && !xen_pvh_domain()) {
ecb93d1c
JF
1145 pv_irq_ops.save_fl = __PV_IS_CALLEE_SAVE(xen_save_fl_direct);
1146 pv_irq_ops.restore_fl = __PV_IS_CALLEE_SAVE(xen_restore_fl_direct);
1147 pv_irq_ops.irq_disable = __PV_IS_CALLEE_SAVE(xen_irq_disable_direct);
1148 pv_irq_ops.irq_enable = __PV_IS_CALLEE_SAVE(xen_irq_enable_direct);
93b1eab3 1149 pv_mmu_ops.read_cr2 = xen_read_cr2_direct;
60223a32 1150 }
5ead97c8
JF
1151}
1152
ab144f5e
AK
1153static unsigned xen_patch(u8 type, u16 clobbers, void *insnbuf,
1154 unsigned long addr, unsigned len)
6487673b
JF
1155{
1156 char *start, *end, *reloc;
1157 unsigned ret;
1158
1159 start = end = reloc = NULL;
1160
93b1eab3
JF
1161#define SITE(op, x) \
1162 case PARAVIRT_PATCH(op.x): \
6487673b
JF
1163 if (have_vcpu_info_placement) { \
1164 start = (char *)xen_##x##_direct; \
1165 end = xen_##x##_direct_end; \
1166 reloc = xen_##x##_direct_reloc; \
1167 } \
1168 goto patch_site
1169
1170 switch (type) {
93b1eab3
JF
1171 SITE(pv_irq_ops, irq_enable);
1172 SITE(pv_irq_ops, irq_disable);
1173 SITE(pv_irq_ops, save_fl);
1174 SITE(pv_irq_ops, restore_fl);
6487673b
JF
1175#undef SITE
1176
1177 patch_site:
1178 if (start == NULL || (end-start) > len)
1179 goto default_patch;
1180
ab144f5e 1181 ret = paravirt_patch_insns(insnbuf, len, start, end);
6487673b
JF
1182
1183 /* Note: because reloc is assigned from something that
1184 appears to be an array, gcc assumes it's non-null,
1185 but doesn't know its relationship with start and
1186 end. */
1187 if (reloc > start && reloc < end) {
1188 int reloc_off = reloc - start;
ab144f5e
AK
1189 long *relocp = (long *)(insnbuf + reloc_off);
1190 long delta = start - (char *)addr;
6487673b
JF
1191
1192 *relocp += delta;
1193 }
1194 break;
1195
1196 default_patch:
1197 default:
ab144f5e
AK
1198 ret = paravirt_patch_default(type, clobbers, insnbuf,
1199 addr, len);
6487673b
JF
1200 break;
1201 }
1202
1203 return ret;
1204}
1205
ad3062a0 1206static const struct pv_info xen_info __initconst = {
5ead97c8
JF
1207 .shared_kernel_pmd = 0,
1208
318f5a2a
AL
1209#ifdef CONFIG_X86_64
1210 .extra_user_64bit_cs = FLAT_USER_CS64,
1211#endif
5ead97c8 1212 .name = "Xen",
93b1eab3 1213};
5ead97c8 1214
ad3062a0 1215static const struct pv_init_ops xen_init_ops __initconst = {
6487673b 1216 .patch = xen_patch,
93b1eab3 1217};
5ead97c8 1218
ad3062a0 1219static const struct pv_cpu_ops xen_cpu_ops __initconst = {
5ead97c8
JF
1220 .cpuid = xen_cpuid,
1221
1222 .set_debugreg = xen_set_debugreg,
1223 .get_debugreg = xen_get_debugreg,
1224
a789ed5f 1225 .read_cr0 = xen_read_cr0,
7b1333aa 1226 .write_cr0 = xen_write_cr0,
5ead97c8 1227
5ead97c8 1228 .read_cr4 = native_read_cr4,
5ead97c8
JF
1229 .write_cr4 = xen_write_cr4,
1230
1a7bbda5
KRW
1231#ifdef CONFIG_X86_64
1232 .read_cr8 = xen_read_cr8,
1233 .write_cr8 = xen_write_cr8,
1234#endif
1235
5ead97c8
JF
1236 .wbinvd = native_wbinvd,
1237
dd2f4a00
AL
1238 .read_msr = xen_read_msr,
1239 .write_msr = xen_write_msr,
1240
c2ee03b2
AL
1241 .read_msr_safe = xen_read_msr_safe,
1242 .write_msr_safe = xen_write_msr_safe,
1ab46fd3 1243
65d0cf0b 1244 .read_pmc = xen_read_pmc,
5ead97c8 1245
81e103f1 1246 .iret = xen_iret,
6fcac6d3 1247#ifdef CONFIG_X86_64
6fcac6d3
JF
1248 .usergs_sysret64 = xen_sysret64,
1249#endif
5ead97c8
JF
1250
1251 .load_tr_desc = paravirt_nop,
1252 .set_ldt = xen_set_ldt,
1253 .load_gdt = xen_load_gdt,
1254 .load_idt = xen_load_idt,
1255 .load_tls = xen_load_tls,
a8fc1089
EH
1256#ifdef CONFIG_X86_64
1257 .load_gs_index = xen_load_gs_index,
1258#endif
5ead97c8 1259
38ffbe66
JF
1260 .alloc_ldt = xen_alloc_ldt,
1261 .free_ldt = xen_free_ldt,
1262
5ead97c8
JF
1263 .store_idt = native_store_idt,
1264 .store_tr = xen_store_tr,
1265
1266 .write_ldt_entry = xen_write_ldt_entry,
1267 .write_gdt_entry = xen_write_gdt_entry,
1268 .write_idt_entry = xen_write_idt_entry,
faca6227 1269 .load_sp0 = xen_load_sp0,
5ead97c8
JF
1270
1271 .set_iopl_mask = xen_set_iopl_mask,
1272 .io_delay = xen_io_delay,
1273
952d1d70
JF
1274 /* Xen takes care of %gs when switching to usermode for us */
1275 .swapgs = paravirt_nop,
1276
224101ed
JF
1277 .start_context_switch = paravirt_start_context_switch,
1278 .end_context_switch = xen_end_context_switch,
93b1eab3
JF
1279};
1280
fefa629a
JF
1281static void xen_reboot(int reason)
1282{
349c709f 1283 struct sched_shutdown r = { .reason = reason };
65d0cf0b
BO
1284 int cpu;
1285
1286 for_each_online_cpu(cpu)
1287 xen_pmu_finish(cpu);
349c709f 1288
349c709f 1289 if (HYPERVISOR_sched_op(SCHEDOP_shutdown, &r))
fefa629a
JF
1290 BUG();
1291}
1292
1293static void xen_restart(char *msg)
1294{
1295 xen_reboot(SHUTDOWN_reboot);
1296}
1297
1298static void xen_emergency_restart(void)
1299{
1300 xen_reboot(SHUTDOWN_reboot);
1301}
1302
1303static void xen_machine_halt(void)
1304{
1305 xen_reboot(SHUTDOWN_poweroff);
1306}
1307
b2abe506
TG
1308static void xen_machine_power_off(void)
1309{
1310 if (pm_power_off)
1311 pm_power_off();
1312 xen_reboot(SHUTDOWN_poweroff);
1313}
1314
fefa629a
JF
1315static void xen_crash_shutdown(struct pt_regs *regs)
1316{
1317 xen_reboot(SHUTDOWN_crash);
1318}
1319
f09f6d19
DD
1320static int
1321xen_panic_event(struct notifier_block *this, unsigned long event, void *ptr)
1322{
c0253115
PT
1323 if (!kexec_crash_loaded())
1324 xen_reboot(SHUTDOWN_crash);
f09f6d19
DD
1325 return NOTIFY_DONE;
1326}
1327
1328static struct notifier_block xen_panic_block = {
1329 .notifier_call= xen_panic_event,
bc5eb201 1330 .priority = INT_MIN
f09f6d19
DD
1331};
1332
1333int xen_panic_handler_init(void)
1334{
1335 atomic_notifier_chain_register(&panic_notifier_list, &xen_panic_block);
1336 return 0;
1337}
1338
ad3062a0 1339static const struct machine_ops xen_machine_ops __initconst = {
fefa629a
JF
1340 .restart = xen_restart,
1341 .halt = xen_machine_halt,
b2abe506 1342 .power_off = xen_machine_power_off,
fefa629a
JF
1343 .shutdown = xen_machine_halt,
1344 .crash_shutdown = xen_crash_shutdown,
1345 .emergency_restart = xen_emergency_restart,
1346};
1347
f221b04f
JB
1348static unsigned char xen_get_nmi_reason(void)
1349{
1350 unsigned char reason = 0;
1351
1352 /* Construct a value which looks like it came from port 0x61. */
1353 if (test_bit(_XEN_NMIREASON_io_error,
1354 &HYPERVISOR_shared_info->arch.nmi_reason))
1355 reason |= NMI_REASON_IOCHK;
1356 if (test_bit(_XEN_NMIREASON_pci_serr,
1357 &HYPERVISOR_shared_info->arch.nmi_reason))
1358 reason |= NMI_REASON_SERR;
1359
1360 return reason;
1361}
1362
96f28bc6
DV
1363static void __init xen_boot_params_init_edd(void)
1364{
1365#if IS_ENABLED(CONFIG_EDD)
1366 struct xen_platform_op op;
1367 struct edd_info *edd_info;
1368 u32 *mbr_signature;
1369 unsigned nr;
1370 int ret;
1371
1372 edd_info = boot_params.eddbuf;
1373 mbr_signature = boot_params.edd_mbr_sig_buffer;
1374
1375 op.cmd = XENPF_firmware_info;
1376
1377 op.u.firmware_info.type = XEN_FW_DISK_INFO;
1378 for (nr = 0; nr < EDDMAXNR; nr++) {
1379 struct edd_info *info = edd_info + nr;
1380
1381 op.u.firmware_info.index = nr;
1382 info->params.length = sizeof(info->params);
1383 set_xen_guest_handle(op.u.firmware_info.u.disk_info.edd_params,
1384 &info->params);
cfafae94 1385 ret = HYPERVISOR_platform_op(&op);
96f28bc6
DV
1386 if (ret)
1387 break;
1388
1389#define C(x) info->x = op.u.firmware_info.u.disk_info.x
1390 C(device);
1391 C(version);
1392 C(interface_support);
1393 C(legacy_max_cylinder);
1394 C(legacy_max_head);
1395 C(legacy_sectors_per_track);
1396#undef C
1397 }
1398 boot_params.eddbuf_entries = nr;
1399
1400 op.u.firmware_info.type = XEN_FW_DISK_MBR_SIGNATURE;
1401 for (nr = 0; nr < EDD_MBR_SIG_MAX; nr++) {
1402 op.u.firmware_info.index = nr;
cfafae94 1403 ret = HYPERVISOR_platform_op(&op);
96f28bc6
DV
1404 if (ret)
1405 break;
1406 mbr_signature[nr] = op.u.firmware_info.u.disk_mbr_signature.mbr_signature;
1407 }
1408 boot_params.edd_mbr_sig_buf_entries = nr;
1409#endif
1410}
1411
577eebea
JF
1412/*
1413 * Set up the GDT and segment registers for -fstack-protector. Until
1414 * we do this, we have to be careful not to call any stack-protected
1415 * function, which is most of the kernel.
5840c84b
MR
1416 *
1417 * Note, that it is __ref because the only caller of this after init
1418 * is PVH which is not going to use xen_load_gdt_boot or other
1419 * __init functions.
577eebea 1420 */
c9f6e997 1421static void __ref xen_setup_gdt(int cpu)
577eebea 1422{
8d656bbe
MR
1423 if (xen_feature(XENFEAT_auto_translated_physmap)) {
1424#ifdef CONFIG_X86_64
1425 unsigned long dummy;
1426
5840c84b
MR
1427 load_percpu_segment(cpu); /* We need to access per-cpu area */
1428 switch_to_new_gdt(cpu); /* GDT and GS set */
8d656bbe
MR
1429
1430 /* We are switching of the Xen provided GDT to our HVM mode
1431 * GDT. The new GDT has __KERNEL_CS with CS.L = 1
1432 * and we are jumping to reload it.
1433 */
1434 asm volatile ("pushq %0\n"
1435 "leaq 1f(%%rip),%0\n"
1436 "pushq %0\n"
1437 "lretq\n"
1438 "1:\n"
1439 : "=&r" (dummy) : "0" (__KERNEL_CS));
1440
1441 /*
1442 * While not needed, we also set the %es, %ds, and %fs
1443 * to zero. We don't care about %ss as it is NULL.
1444 * Strictly speaking this is not needed as Xen zeros those
1445 * out (and also MSR_FS_BASE, MSR_GS_BASE, MSR_KERNEL_GS_BASE)
1446 *
1447 * Linux zeros them in cpu_init() and in secondary_startup_64
1448 * (for BSP).
1449 */
1450 loadsegment(es, 0);
1451 loadsegment(ds, 0);
1452 loadsegment(fs, 0);
1453#else
1454 /* PVH: TODO Implement. */
1455 BUG();
1456#endif
1457 return; /* PVH does not need any PV GDT ops. */
1458 }
577eebea
JF
1459 pv_cpu_ops.write_gdt_entry = xen_write_gdt_entry_boot;
1460 pv_cpu_ops.load_gdt = xen_load_gdt_boot;
1461
1462 setup_stack_canary_segment(0);
1463 switch_to_new_gdt(0);
1464
1465 pv_cpu_ops.write_gdt_entry = xen_write_gdt_entry;
1466 pv_cpu_ops.load_gdt = xen_load_gdt;
1467}
1468
a2ef5dc2 1469#ifdef CONFIG_XEN_PVH
c9f6e997
RPM
1470/*
1471 * A PV guest starts with default flags that are not set for PVH, set them
1472 * here asap.
1473 */
1474static void xen_pvh_set_cr_flags(int cpu)
1475{
1476
1477 /* Some of these are setup in 'secondary_startup_64'. The others:
1478 * X86_CR0_TS, X86_CR0_PE, X86_CR0_ET are set by Xen for HVM guests
1479 * (which PVH shared codepaths), while X86_CR0_PG is for PVH. */
1480 write_cr0(read_cr0() | X86_CR0_MP | X86_CR0_NE | X86_CR0_WP | X86_CR0_AM);
afca5013
MR
1481
1482 if (!cpu)
1483 return;
1484 /*
1485 * For BSP, PSE PGE are set in probe_page_size_mask(), for APs
21c4cd10 1486 * set them here. For all, OSFXSR OSXMMEXCPT are set in fpu__init_cpu().
afca5013 1487 */
16bf9226 1488 if (boot_cpu_has(X86_FEATURE_PSE))
375074cc 1489 cr4_set_bits_and_update_boot(X86_CR4_PSE);
afca5013 1490
c109bf95 1491 if (boot_cpu_has(X86_FEATURE_PGE))
375074cc 1492 cr4_set_bits_and_update_boot(X86_CR4_PGE);
c9f6e997
RPM
1493}
1494
1495/*
1496 * Note, that it is ref - because the only caller of this after init
1497 * is PVH which is not going to use xen_load_gdt_boot or other
1498 * __init functions.
1499 */
1500void __ref xen_pvh_secondary_vcpu_init(int cpu)
1501{
1502 xen_setup_gdt(cpu);
1503 xen_pvh_set_cr_flags(cpu);
1504}
1505
d285d683
MR
1506static void __init xen_pvh_early_guest_init(void)
1507{
1508 if (!xen_feature(XENFEAT_auto_translated_physmap))
1509 return;
1510
72a9b186 1511 BUG_ON(!xen_feature(XENFEAT_hvm_callback_vector));
a2ef5dc2
MR
1512
1513 xen_pvh_early_cpu_init(0, false);
c9f6e997 1514 xen_pvh_set_cr_flags(0);
d285d683
MR
1515
1516#ifdef CONFIG_X86_32
1517 BUG(); /* PVH: Implement proper support. */
1518#endif
1519}
a2ef5dc2 1520#endif /* CONFIG_XEN_PVH */
d285d683 1521
8d152e7a
LR
1522static void __init xen_dom0_set_legacy_features(void)
1523{
1524 x86_platform.legacy.rtc = 1;
1525}
1526
4d737042
BO
1527static int xen_cpuhp_setup(void)
1528{
1529 int rc;
1530
1531 rc = cpuhp_setup_state_nocalls(CPUHP_XEN_PREPARE,
73c1b41e 1532 "x86/xen/hvm_guest:prepare",
4d737042
BO
1533 xen_cpu_up_prepare, xen_cpu_dead);
1534 if (rc >= 0) {
1535 rc = cpuhp_setup_state_nocalls(CPUHP_AP_ONLINE_DYN,
73c1b41e 1536 "x86/xen/hvm_guest:online",
4d737042
BO
1537 xen_cpu_up_online, NULL);
1538 if (rc < 0)
1539 cpuhp_remove_state_nocalls(CPUHP_XEN_PREPARE);
1540 }
1541
1542 return rc >= 0 ? 0 : rc;
1543}
1544
5ead97c8 1545/* First C function to be called on Xen boot */
2605fc21 1546asmlinkage __visible void __init xen_start_kernel(void)
5ead97c8 1547{
ec35a69c 1548 struct physdev_set_iopl set_iopl;
d1e9abd6 1549 unsigned long initrd_start = 0;
ec35a69c 1550 int rc;
5ead97c8
JF
1551
1552 if (!xen_start_info)
1553 return;
1554
6e833587
JF
1555 xen_domain_type = XEN_PV_DOMAIN;
1556
d285d683 1557 xen_setup_features();
a2ef5dc2 1558#ifdef CONFIG_XEN_PVH
d285d683 1559 xen_pvh_early_guest_init();
a2ef5dc2 1560#endif
7e77506a
IC
1561 xen_setup_machphys_mapping();
1562
5ead97c8 1563 /* Install Xen paravirt ops */
93b1eab3
JF
1564 pv_info = xen_info;
1565 pv_init_ops = xen_init_ops;
f221b04f 1566 if (!xen_pvh_domain()) {
d285d683 1567 pv_cpu_ops = xen_cpu_ops;
93b1eab3 1568
f221b04f
JB
1569 x86_platform.get_nmi_reason = xen_get_nmi_reason;
1570 }
1571
abacaadc
DV
1572 if (xen_feature(XENFEAT_auto_translated_physmap))
1573 x86_init.resources.memory_setup = xen_auto_xlated_memory_setup;
1574 else
1575 x86_init.resources.memory_setup = xen_memory_setup;
42bbdb43 1576 x86_init.oem.arch_setup = xen_arch_setup;
6f30c1ac 1577 x86_init.oem.banner = xen_banner;
845b3944 1578
409771d2 1579 xen_init_time_ops();
93b1eab3 1580
ce2eef33 1581 /*
577eebea 1582 * Set up some pagetable state before starting to set any ptes.
ce2eef33 1583 */
577eebea 1584
973df35e
JF
1585 xen_init_mmu_ops();
1586
577eebea
JF
1587 /* Prevent unwanted bits from being set in PTEs. */
1588 __supported_pte_mask &= ~_PAGE_GLOBAL;
577eebea 1589
817a824b
IC
1590 /*
1591 * Prevent page tables from being allocated in highmem, even
1592 * if CONFIG_HIGHPTE is enabled.
1593 */
1594 __userpte_alloc_gfp &= ~__GFP_HIGHMEM;
1595
b75fe4e5 1596 /* Work out if we support NX */
4763ed4d 1597 x86_configure_nx();
b75fe4e5 1598
577eebea 1599 /* Get mfn list */
696fd7c5 1600 xen_build_dynamic_phys_to_machine();
577eebea
JF
1601
1602 /*
1603 * Set up kernel GDT and segment registers, mainly so that
1604 * -fstack-protector code can be executed.
1605 */
5840c84b 1606 xen_setup_gdt(0);
0d1edf46 1607
ce2eef33 1608 xen_init_irq_ops();
e826fe1b
JF
1609 xen_init_cpuid_mask();
1610
94a8c3c2 1611#ifdef CONFIG_X86_LOCAL_APIC
ad66dd34 1612 /*
94a8c3c2 1613 * set up the basic apic ops.
ad66dd34 1614 */
feb44f1f 1615 xen_init_apic();
ad66dd34 1616#endif
93b1eab3 1617
e57778a1
JF
1618 if (xen_feature(XENFEAT_mmu_pt_update_preserve_ad)) {
1619 pv_mmu_ops.ptep_modify_prot_start = xen_ptep_modify_prot_start;
1620 pv_mmu_ops.ptep_modify_prot_commit = xen_ptep_modify_prot_commit;
1621 }
1622
fefa629a
JF
1623 machine_ops = xen_machine_ops;
1624
38341432
JF
1625 /*
1626 * The only reliable way to retain the initial address of the
1627 * percpu gdt_page is to remember it here, so we can go and
1628 * mark it RW later, when the initial percpu area is freed.
1629 */
1630 xen_initial_gdt = &per_cpu(gdt_page, 0);
795f99b6 1631
a9e7062d 1632 xen_smp_init();
5ead97c8 1633
c1f5db1a
IC
1634#ifdef CONFIG_ACPI_NUMA
1635 /*
1636 * The pages we from Xen are not related to machine pages, so
1637 * any NUMA information the kernel tries to get from ACPI will
1638 * be meaningless. Prevent it from trying.
1639 */
1640 acpi_numa = -1;
c79c4982 1641#endif
60223a32 1642 /* Don't do the full vcpu_info placement stuff until we have a
2e8fe719 1643 possible map and a non-dummy shared_info. */
60223a32 1644 per_cpu(xen_vcpu, 0) = &HYPERVISOR_shared_info->vcpu_info[0];
5ead97c8 1645
565fdc6a
BO
1646 WARN_ON(xen_cpuhp_setup());
1647
55d80856 1648 local_irq_disable();
2ce802f6 1649 early_boot_irqs_disabled = true;
55d80856 1650
084a2a4e 1651 xen_raw_console_write("mapping kernel into physical memory\n");
6c2681c8
JG
1652 xen_setup_kernel_pagetable((pgd_t *)xen_start_info->pt_base,
1653 xen_start_info->nr_pages);
1654 xen_reserve_special_pages();
5ead97c8 1655
5ead97c8
JF
1656 /* keep using Xen gdt for now; no urgent need to change it */
1657
e68266b7 1658#ifdef CONFIG_X86_32
93b1eab3 1659 pv_info.kernel_rpl = 1;
5ead97c8 1660 if (xen_feature(XENFEAT_supervisor_mode_kernel))
93b1eab3 1661 pv_info.kernel_rpl = 0;
e68266b7
IC
1662#else
1663 pv_info.kernel_rpl = 0;
1664#endif
5ead97c8 1665 /* set the limit of our address space */
fb1d8404 1666 xen_reserve_top();
5ead97c8 1667
d285d683
MR
1668 /* PVH: runs at default kernel iopl of 0 */
1669 if (!xen_pvh_domain()) {
1670 /*
1671 * We used to do this in xen_arch_setup, but that is too late
1672 * on AMD were early_cpu_init (run before ->arch_setup()) calls
1673 * early_amd_init which pokes 0xcf8 port.
1674 */
1675 set_iopl.iopl = 1;
1676 rc = HYPERVISOR_physdev_op(PHYSDEVOP_set_iopl, &set_iopl);
1677 if (rc != 0)
1678 xen_raw_printk("physdev_op failed %d\n", rc);
1679 }
ec35a69c 1680
7d087b68 1681#ifdef CONFIG_X86_32
5ead97c8
JF
1682 /* set up basic CPUID stuff */
1683 cpu_detect(&new_cpu_data);
60e019eb 1684 set_cpu_cap(&new_cpu_data, X86_FEATURE_FPU);
d560bc61 1685 new_cpu_data.wp_works_ok = 1;
16aaa537 1686 new_cpu_data.x86_capability[CPUID_1_EDX] = cpuid_edx(1);
7d087b68 1687#endif
5ead97c8 1688
d1e9abd6
JG
1689 if (xen_start_info->mod_start) {
1690 if (xen_start_info->flags & SIF_MOD_START_PFN)
1691 initrd_start = PFN_PHYS(xen_start_info->mod_start);
1692 else
1693 initrd_start = __pa(xen_start_info->mod_start);
1694 }
1695
5ead97c8 1696 /* Poke various useful things into boot_params */
30c82645 1697 boot_params.hdr.type_of_loader = (9 << 4) | 0;
d1e9abd6 1698 boot_params.hdr.ramdisk_image = initrd_start;
30c82645 1699 boot_params.hdr.ramdisk_size = xen_start_info->mod_len;
b7c3c5c1 1700 boot_params.hdr.cmd_line_ptr = __pa(xen_start_info->cmd_line);
ea179481 1701 boot_params.hdr.hardware_subarch = X86_SUBARCH_XEN;
5ead97c8 1702
6e833587 1703 if (!xen_initial_domain()) {
83abc70a 1704 add_preferred_console("xenboot", 0, NULL);
9e124fe1 1705 add_preferred_console("tty", 0, NULL);
b8c2d3df 1706 add_preferred_console("hvc", 0, NULL);
b5401a96
AN
1707 if (pci_xen)
1708 x86_init.pci.arch_init = pci_xen_init;
5d990b62 1709 } else {
c2419b4a
JF
1710 const struct dom0_vga_console_info *info =
1711 (void *)((char *)xen_start_info +
1712 xen_start_info->console.dom0.info_off);
ffb8b233
KRW
1713 struct xen_platform_op op = {
1714 .cmd = XENPF_firmware_info,
1715 .interface_version = XENPF_INTERFACE_VERSION,
1716 .u.firmware_info.type = XEN_FW_KBD_SHIFT_FLAGS,
1717 };
c2419b4a 1718
8d152e7a
LR
1719 x86_platform.set_legacy_features =
1720 xen_dom0_set_legacy_features;
c2419b4a
JF
1721 xen_init_vga(info, xen_start_info->console.dom0.info_size);
1722 xen_start_info->console.domU.mfn = 0;
1723 xen_start_info->console.domU.evtchn = 0;
1724
cfafae94 1725 if (HYPERVISOR_platform_op(&op) == 0)
ffb8b233
KRW
1726 boot_params.kbd_status = op.u.firmware_info.u.kbd_shift_flags;
1727
5d990b62
CW
1728 /* Make sure ACS will be enabled */
1729 pci_request_acs();
211063dc
KRW
1730
1731 xen_acpi_sleep_register();
bd49940a
KRW
1732
1733 /* Avoid searching for BIOS MP tables */
1734 x86_init.mpparse.find_smp_config = x86_init_noop;
1735 x86_init.mpparse.get_smp_config = x86_init_uint_noop;
96f28bc6
DV
1736
1737 xen_boot_params_init_edd();
9e124fe1 1738 }
76a8df7b
DV
1739#ifdef CONFIG_PCI
1740 /* PCI BIOS service won't work from a PV guest. */
1741 pci_probe &= ~PCI_PROBE_BIOS;
1742#endif
084a2a4e
JF
1743 xen_raw_console_write("about to get started...\n");
1744
88e957d6
VK
1745 /* Let's presume PV guests always boot on vCPU with id 0. */
1746 per_cpu(xen_vcpu_id, 0) = 0;
1747
499d19b8
JF
1748 xen_setup_runstate_info(0);
1749
c7341d6a 1750 xen_efi_init();
be81c8a1 1751
5ead97c8 1752 /* Start the world */
f5d36de0 1753#ifdef CONFIG_X86_32
f0d43100 1754 i386_start_kernel();
f5d36de0 1755#else
5054daa2 1756 cr4_init_shadow(); /* 32b kernel does this in i386_start_kernel() */
084a2a4e 1757 x86_64_start_reservations((char *)__pa_symbol(&boot_params));
f5d36de0 1758#endif
5ead97c8 1759}
bee6ab53 1760
e9daff24 1761void __ref xen_hvm_init_shared_info(void)
bee6ab53 1762{
e9daff24 1763 int cpu;
bee6ab53 1764 struct xen_add_to_physmap xatp;
e9daff24 1765 static struct shared_info *shared_info_page = 0;
bee6ab53 1766
e9daff24
KRW
1767 if (!shared_info_page)
1768 shared_info_page = (struct shared_info *)
1769 extend_brk(PAGE_SIZE, PAGE_SIZE);
bee6ab53
SY
1770 xatp.domid = DOMID_SELF;
1771 xatp.idx = 0;
1772 xatp.space = XENMAPSPACE_shared_info;
e9daff24 1773 xatp.gpfn = __pa(shared_info_page) >> PAGE_SHIFT;
bee6ab53
SY
1774 if (HYPERVISOR_memory_op(XENMEM_add_to_physmap, &xatp))
1775 BUG();
1776
e9daff24 1777 HYPERVISOR_shared_info = (struct shared_info *)shared_info_page;
bee6ab53 1778
016b6f5f
SS
1779 /* xen_vcpu is a pointer to the vcpu_info struct in the shared_info
1780 * page, we use it in the event channel upcall and in some pvclock
1781 * related functions. We don't need the vcpu_info placement
1782 * optimizations because we don't use any pv_mmu or pv_irq op on
e9daff24
KRW
1783 * HVM.
1784 * When xen_hvm_init_shared_info is run at boot time only vcpu 0 is
1785 * online but xen_hvm_init_shared_info is run at resume time too and
1786 * in that case multiple vcpus might be online. */
1787 for_each_online_cpu(cpu) {
d5b17dbf 1788 /* Leave it to be NULL. */
e15a8621 1789 if (xen_vcpu_nr(cpu) >= MAX_VIRT_CPUS)
d5b17dbf 1790 continue;
e15a8621
VK
1791 per_cpu(xen_vcpu, cpu) =
1792 &HYPERVISOR_shared_info->vcpu_info[xen_vcpu_nr(cpu)];
016b6f5f 1793 }
bee6ab53
SY
1794}
1795
e9daff24 1796#ifdef CONFIG_XEN_PVHVM
4ff2d062
OH
1797static void __init init_hvm_pv_info(void)
1798{
e9daff24 1799 int major, minor;
5eb65be2 1800 uint32_t eax, ebx, ecx, edx, pages, msr, base;
4ff2d062
OH
1801 u64 pfn;
1802
1803 base = xen_cpuid_base();
e9daff24
KRW
1804 cpuid(base + 1, &eax, &ebx, &ecx, &edx);
1805
1806 major = eax >> 16;
1807 minor = eax & 0xffff;
1808 printk(KERN_INFO "Xen version %d.%d.\n", major, minor);
1809
4ff2d062
OH
1810 cpuid(base + 2, &pages, &msr, &ecx, &edx);
1811
1812 pfn = __pa(hypercall_page);
1813 wrmsr_safe(msr, (u32)pfn, (u32)(pfn >> 32));
1814
1815 xen_setup_features();
1816
88e957d6
VK
1817 cpuid(base + 4, &eax, &ebx, &ecx, &edx);
1818 if (eax & XEN_HVM_CPUID_VCPU_ID_PRESENT)
1819 this_cpu_write(xen_vcpu_id, ebx);
1820 else
1821 this_cpu_write(xen_vcpu_id, smp_processor_id());
1822
4ff2d062
OH
1823 pv_info.name = "Xen HVM";
1824
1825 xen_domain_type = XEN_HVM_DOMAIN;
1826}
cb5f7e7c 1827#endif
4ff2d062 1828
4d737042 1829static int xen_cpu_up_prepare(unsigned int cpu)
38e20b07 1830{
5fc509bc
BO
1831 int rc;
1832
4d737042
BO
1833 if (xen_hvm_domain()) {
1834 /*
1835 * This can happen if CPU was offlined earlier and
1836 * offlining timed out in common_cpu_die().
1837 */
1838 if (cpu_report_state(cpu) == CPU_DEAD_FROZEN) {
1839 xen_smp_intr_free(cpu);
1840 xen_uninit_lock_cpu(cpu);
7918c92a 1841 }
5fc509bc 1842
88e957d6
VK
1843 if (cpu_acpi_id(cpu) != U32_MAX)
1844 per_cpu(xen_vcpu_id, cpu) = cpu_acpi_id(cpu);
1845 else
1846 per_cpu(xen_vcpu_id, cpu) = cpu;
90d4f553 1847 xen_vcpu_setup(cpu);
38e20b07 1848 }
5fc509bc 1849
72a9b186 1850 if (xen_pv_domain() || xen_feature(XENFEAT_hvm_safe_pvclock))
4d737042 1851 xen_setup_timer(cpu);
5fc509bc 1852
4d737042
BO
1853 rc = xen_smp_intr_init(cpu);
1854 if (rc) {
1855 WARN(1, "xen_smp_intr_init() for CPU %d failed: %d\n",
1856 cpu, rc);
1857 return rc;
38e20b07 1858 }
4d737042 1859 return 0;
38e20b07
SY
1860}
1861
4d737042
BO
1862static int xen_cpu_dead(unsigned int cpu)
1863{
1864 xen_smp_intr_free(cpu);
1865
72a9b186 1866 if (xen_pv_domain() || xen_feature(XENFEAT_hvm_safe_pvclock))
4d737042
BO
1867 xen_teardown_timer(cpu);
1868
1869 return 0;
1870}
1871
1872static int xen_cpu_up_online(unsigned int cpu)
1873{
1874 xen_init_lock_cpu(cpu);
1875 return 0;
1876}
38e20b07 1877
cb5f7e7c 1878#ifdef CONFIG_XEN_PVHVM
0b34a166
VK
1879#ifdef CONFIG_KEXEC_CORE
1880static void xen_hvm_shutdown(void)
1881{
1882 native_machine_shutdown();
1883 if (kexec_in_progress)
1884 xen_reboot(SHUTDOWN_soft_reset);
1885}
1886
1887static void xen_hvm_crash_shutdown(struct pt_regs *regs)
1888{
1889 native_machine_crash_shutdown(regs);
1890 xen_reboot(SHUTDOWN_soft_reset);
1891}
1892#endif
1893
bee6ab53
SY
1894static void __init xen_hvm_guest_init(void)
1895{
a71dbdaa
BO
1896 if (xen_pv_domain())
1897 return;
1898
4ff2d062 1899 init_hvm_pv_info();
bee6ab53 1900
016b6f5f 1901 xen_hvm_init_shared_info();
38e20b07 1902
669b0ae9
VC
1903 xen_panic_handler_init();
1904
72a9b186
KA
1905 BUG_ON(!xen_feature(XENFEAT_hvm_callback_vector));
1906
99bbb3a8 1907 xen_hvm_smp_init();
4d737042 1908 WARN_ON(xen_cpuhp_setup());
c1c5413a 1909 xen_unplug_emulated_devices();
38e20b07 1910 x86_init.irqs.intr_init = xen_init_IRQ;
409771d2 1911 xen_hvm_init_time_ops();
59151001 1912 xen_hvm_init_mmu_ops();
0b34a166
VK
1913#ifdef CONFIG_KEXEC_CORE
1914 machine_ops.shutdown = xen_hvm_shutdown;
1915 machine_ops.crash_shutdown = xen_hvm_crash_shutdown;
1916#endif
bee6ab53 1917}
a71dbdaa 1918#endif
bee6ab53 1919
8d693b91
KRW
1920static bool xen_nopv = false;
1921static __init int xen_parse_nopv(char *arg)
1922{
1923 xen_nopv = true;
1924 return 0;
1925}
1926early_param("xen_nopv", xen_parse_nopv);
1927
a71dbdaa 1928static uint32_t __init xen_platform(void)
bee6ab53 1929{
8d693b91
KRW
1930 if (xen_nopv)
1931 return 0;
1932
9df56f19 1933 return xen_cpuid_base();
bee6ab53
SY
1934}
1935
d9b8ca84
SY
1936bool xen_hvm_need_lapic(void)
1937{
8d693b91
KRW
1938 if (xen_nopv)
1939 return false;
d9b8ca84
SY
1940 if (xen_pv_domain())
1941 return false;
1942 if (!xen_hvm_domain())
1943 return false;
72a9b186 1944 if (xen_feature(XENFEAT_hvm_pirqs))
d9b8ca84
SY
1945 return false;
1946 return true;
1947}
1948EXPORT_SYMBOL_GPL(xen_hvm_need_lapic);
1949
a71dbdaa
BO
1950static void xen_set_cpu_features(struct cpuinfo_x86 *c)
1951{
91e2eea9 1952 if (xen_pv_domain()) {
a71dbdaa 1953 clear_cpu_bug(c, X86_BUG_SYSRET_SS_ATTRS);
91e2eea9
BO
1954 set_cpu_cap(c, X86_FEATURE_XENPV);
1955 }
a71dbdaa
BO
1956}
1957
99bc6753
JG
1958static void xen_pin_vcpu(int cpu)
1959{
1960 static bool disable_pinning;
1961 struct sched_pin_override pin_override;
1962 int ret;
1963
1964 if (disable_pinning)
1965 return;
1966
1967 pin_override.pcpu = cpu;
1968 ret = HYPERVISOR_sched_op(SCHEDOP_pin_override, &pin_override);
1969
1970 /* Ignore errors when removing override. */
1971 if (cpu < 0)
1972 return;
1973
1974 switch (ret) {
1975 case -ENOSYS:
1976 pr_warn("Unable to pin on physical cpu %d. In case of problems consider vcpu pinning.\n",
1977 cpu);
1978 disable_pinning = true;
1979 break;
1980 case -EPERM:
1981 WARN(1, "Trying to pin vcpu without having privilege to do so\n");
1982 disable_pinning = true;
1983 break;
1984 case -EINVAL:
1985 case -EBUSY:
1986 pr_warn("Physical cpu %d not available for pinning. Check Xen cpu configuration.\n",
1987 cpu);
1988 break;
1989 case 0:
1990 break;
1991 default:
1992 WARN(1, "rc %d while trying to pin vcpu\n", ret);
1993 disable_pinning = true;
1994 }
1995}
1996
a71dbdaa
BO
1997const struct hypervisor_x86 x86_hyper_xen = {
1998 .name = "Xen",
1999 .detect = xen_platform,
2000#ifdef CONFIG_XEN_PVHVM
bee6ab53 2001 .init_platform = xen_hvm_guest_init,
a71dbdaa 2002#endif
4cca6ea0 2003 .x2apic_available = xen_x2apic_para_available,
a71dbdaa 2004 .set_cpu_features = xen_set_cpu_features,
99bc6753 2005 .pin_vcpu = xen_pin_vcpu,
bee6ab53 2006};
a71dbdaa 2007EXPORT_SYMBOL(x86_hyper_xen);
a314e3eb
SS
2008
2009#ifdef CONFIG_HOTPLUG_CPU
2010void xen_arch_register_cpu(int num)
2011{
2012 arch_register_cpu(num);
2013}
2014EXPORT_SYMBOL(xen_arch_register_cpu);
2015
2016void xen_arch_unregister_cpu(int num)
2017{
2018 arch_unregister_cpu(num);
2019}
2020EXPORT_SYMBOL(xen_arch_unregister_cpu);
2021#endif